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ABSTRACT
The performance-limiting mechanisms in large-grain (greater
than 1 to 2 mint in diameter) polycrystalline silicon solar- cells
were investigated by fabricating a matrix of 4cm 2 solar cells of
various thicknesses from 10cm x 10cm polycrystalline silicon
wafers of several bulk resistivities. The analysis of the
illuminated I-V characteristics of the cells of this thickness-
resistivity matrix strongly suggest that bulk recombination is
the dominant factor limiting the short-circuit current in large-
grain polycrystalline silicon, the same mechanism that limits
the short-circuit current in single-crystal silicon. The
average open-circuit voltage of the polycrystalline solar cells
is 30 to 70 mV lower than that of co-processed single-crystal
cells; the fill-factor is comparable. Both open-circuit voltage
and fill-factor of the polycrystalline cells have substantial
scatter that is not. related to either thickness or resistivity.
This implies that these characteristics are sensitive to an
additional mechanism that is probably spatial in nature.
Further Liestigation of the performance-limiting
mechanisms consisted of fabricating a set of "mini-cell" wafers
from a selection of 10cm x 10cm polycrystalline silicon wafers.
A mini-cell. wafer contains an array of small (approximately
0.2cm 2 in area) photodiodes that are isolated from one another
by a "mesa" structure.	 Measurement of the illuminated I-V
k
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characteristics of the individual mini-cells showed that the
average short-circuit current on different wafers was 3 to 14
percent lower than that of single-crystal Czochralski silicon.
The scatter was typically less than 3 percent. The averaae
open-circuit voltage was 20 to 60 mV less than that of single-
crystal silicon. The scatter in the open-circuit voltage of
most of the polycrystalline silicon wafers was 15 to 20 mV,
although two wafers had significantly greater scatter than this
value. The fill-factor of both polycrystalline and single-
crystal silicon cells was equivalent, although several poly-
crystalline silicon wafers had fill-factor averages that were
somewhat lower and had a significantly larger degree of scatter.
Lower average values of open-circuit voltage and a greater
degree of open-circuit voltage and fill-factor scatter were
correlated with the presence of inclusions, which was also
correlated	 with	 significantly	 greater	 values	 of	 shunt
conductance.
Measurement of the dark I-V characteristics of mini-cells
from several wafers with few inclusions indicates that spatial
variations in quasi-neutral recombination current are the
dominant cause of open-circuit voltage variations. Only a small
number of cells, usually isolated mini-cells, suffer from excess
space-charge recombination current.
ii
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A damage-gettering heat-treatment was investigated and was
found to improve the minority-carrier diffusion. length in low
lifetime polycrystalline silicon. However, extended high
temperature heat-treatment did not further improve, but rather
degraded,	 the	 lifetime.	 Hence,	 while the minority-carrier
diffusion length in polycrystalline silicon may improve, it is
also sensitive to hi gh temperatures,	 in a manner that is
probably identical to single-crystal Czochralski silicon.
s
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I.	 INTRODUCTION
work on JPL Contract 955902 was initiated in November,
1980. The original contract was a technical readiness demon-
stration program entitled "Module Experimental Process System
Development Unit (MEPSDU)". In February, 1982 the program was
completely restructured to determine the mechanisms affecting
the conversion efficiency of large-grain polycrystalline silicon
solar cells and, once knowing these mechanisms, to develop solar
cell fabrication processes that take full advantage of its
potential as a photovoltaic material. The primary emphasis of
this work wa- on cast polycrystalline silicon as supplied by
Semix, Inc.
h Summary Technical Report of the work completed on the
MEPSDU is included as Appendix I. The remainder this final
report summarizes the research effort on the efficiency-limiting
mechanisms in large-grain polycrystalline silicon solar cells.
A major portion of this effort was devoted to evaluating two
sets of test devices - one set of solar cells, 4cm 2 in area,
which comprised a matrix of polycrystalline silicon cells that
varied in base thickness and resistivity, and a second set of
devices, about 0.2cm2
 in area, fabricated on 100cm2 poly-
crystalline wafe,s.
	 This second set was used to evaluate this
material, using illuminated and dark I-V characteristics, with a
higher spatial resolution. 	 Scction II discusses these results
1W
'	 1
r •
in	 determining	 the	 fundamental	 :mechanisms	 limiting	 the
performance of polycrystalline cells.
Section III reviews the effort to investigate a process -
damage gettering - to improve the minority-carrier diffusion
length in polycrys t alline material.
Section IV highlights Lhe conclusions resulting from these
efforts, and Section V discusses some recommendations for
further work.
There are two appendices. As previoL^ z ly noted, the first
contains the Final Technical Summary of the MEPSDU, which was
the original goal of this program. The second appendix contains
the publications that were produced under this program.
hL_4
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II. MECHANISMS LIMITING THE PERFORMANCE OF POLYCRYSTALLINE
SILICON SOLAR CELLS
A.	 Thickness-Resistivity Matrix
The investigation of the per forntance-limiting ruechanisms in
polycrystalline silicon was begun by fabricating a matrix of
4cm2 solar cells of various thicknesses from polycrystalline
p-type silicon wafers of several resistivities as supplied by
Semix, Inc.
The process sequence that was used to fabricate the 4cm2
solar cells is shown in Figure 1 [1]. The wafers were thinned
to the nominal thickness - 50, 100, 150, 200, 250 and 300
microns - using a CP-type etch, then diffused with phosphorus to
a nominal 70 ohms/ to form a thin n + layer and junction on both
sides. The ear junction was compensated by an aluminum paste
alloy to form a thick p + layer. Front and rear contacts were
Ti/Pd/Ag; the front pattern was defined photolithographically.
Finally, the wafers were sawn into 2cm x 2cm cells, and a Ta205
anti- reflection coating was applied. Single-crystal control
wafers were included with each group of polycrystalline wafers
to monitor process variations.
i
Pipf
Due to the fragility of the 50 micron thick polycrystalline
wafers, none survived the processing intact, and therefore no
J..01
(9)
Figure 1. Thickness-resistivity matrix test cell process sequence.
1. THINNING ETCH:	 CP-type,	 final	 thicknesses:
50,	 100,	 150,	 200,	 250,	 300
microns.
2. DIFr'USION:	 Phosphine,	 tube
	 diffusion;
70-80 ohms/p.
3. BACK ALLOY: Englehard A-3484 aluminum
paste, tube alloy, 30 seconds
at 850 OC: HC1 post-alloy etch.
4. FRONT METALLIZATION:	 Evaporated	 Ti/Pd	 contacts,
photolithographically defined.
5. REAR METALLIZATION:	 Evaporated Ti/Pd contacts.
6. ELECTROPLATE:	 Silver, i0-15 microns.
7.	 AR COATING: Evaporated Ta205.
4
'-` results are reported for 50 micron thick cells. Overall the
yield increased with thickness, and some results for 100 micron
thick wafers were obtained.
Table 1 shows the number of 4cm 2
 polycrystalline solar
cells for each thickness and resistivity category by lot number.
The resistivity of the polycrystalline silicon wafers fell into
three ranges: "low resistivity", 0.4 to 0.6 ohm-cm; "medium
resistivity", 1.0 to 1.9 ohm-cm; and "high resistivity", 4.2 to
6.5 ohm-cm.
The variation of short-circuit current with thickness and
resistivity is shown in Table 2. 	 The short-circuit current of
the	 polycrystalline	 cells	 decreases	 as	 the	 resistivity
decreases, just as it does with single-crystal (control) cells,
as shown in Table 3. The dependence of the short-circuit
current of the single-crystal cells on resistivity is attributed
to the dependence of the minority--carrier diffusion length on
the dopant concentration. This behavior, though not well under-
stood, is at least well known for Czochralski single-crystal
silicon [2,3,4].	 The variation of the short-circuit current of
the single-crystal cells with base thickness is also related to
^n
minority-carrier diffusion length.
	 For very narrow base widths,
the number of photogenerated carriers, and therefore the short-
s
circuit current, will be small because long wavelength photons
n 	 are not absorbed. The amount of light absorbed and the short-
t
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circuit current will increase with cell thickness until the base
width is approximately equal to the minority-carrier diffusion
length. When the base width is greater than the minority
carrier diffusion length, even though additional carriers may be
generated deeper in the bulk, they will not be collected.
Therefore, at some base thickness approximately equal to the
minority-carrier diffusion length, 	 the short-circuit current
will asymtotically approach a maximum value.
	 This current
saturation with thickness is clearly seen for the single-crystal
(control)	 cells.	 As	 the	 resistivity	 increases,
	 the	 cell
thickness at which the short-circuit current saturates also
increases.	 This same type of behavior, though less clearly
seen,	 is nevertheless also present for the polycrystalline
cells. However, the short-circuit current of all poly-
crystalline cells appears to have saturated for cell thicknesses
greater than 100 microns. This fact, together with short-circuit
currents for polycrystalline cells that are five to ten percent
lower than those of single-crystal cells of similar resistivity,
indicates that the minority-carrier diffusion length of the
polycrystalline material is less than that of the single-crystal
silicon wafers.
It does not appear that the reduced short-circuit currents
are the result of recombination at the grain boundaries. If
this were the case, then there should be even more scatter in
the data since no attempt was made to control the grain size,
9
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which varied from about 1 to 10 mm in diameter. With the
exception of the cells from Lot 1 and the 100 micron thick cells
of Lot 2, the scatter in the short-circuit current of the poly-
crystalline cells is equivalent to that of the single-crystal
control cells, that is, three to four percent. 	 This result is
consistent with earlier work - both theoretical [5] and
experimental L61 - which indicates that the light-generated
current is not substantially affected by recombination at the
grain boundaries when the grain diameter is several times larger
than the minority-carrier diffusion length. 	 For a diffusion
length of 100 to 150 microns, as indicated by the behavior of
C
`	 the short-circuit current with thickness and resistivity, this
1
E	 dimension would be on the order of 1 to 2 mm. In most present
examples of cast polycrystalline silicon (Semix, Wacker, HEM)
the grain size is consistently equal to or greater tKan this
dimension. Hence, the short-circuit current of these materials
should be dominated by bulk properties, rather than grain
boundary recombination. This also implies that forming poly-
crystalline silicon with grain diameters larger than several
diffusion lengths, or even passivating the grain boundaries of
smaller-grain	 (grain	 diameter	 equal	 to	 minority	 carrier
diffusion length) polycrystalline silicon, will not result in
any substantial increase in short-circuit current. 	 Improvements
in the short-circuit current of large-grain polycrystalline
a
silicon, at most five to ten percent, will be mainly due to
elimination of the sources of recombination in the grain bulk.
4'1s
The results for the open-circuit voltage of the poly-
crystalline cells in the thickness-resistivity matrix are shown
in Table 4. Although there is some indication that the open-
circuit voltage increases as the resistivity decreases, it is
very difficult to conclude that dopant concentration is the
dominant factor because the scatter in the data ranges from less
than one percent to more than fifty percent. Likewise, it is
difficult to establish any clear dependence of open-circuit
voltage on thickness.
For	 comparison,	 Table
	
5	 gives	 the	 results	 of	 the	 open-	 i
circuit	 voltage	 of	 the	 single-crystal
	 (control)	 cells.	 As
expected,	 the	 open-circuit	 voltage	 increases	 as	 the	 resistivity
decreases	 and,	 because	 of	 the	 back	 surface	 field,	 is	 not	 very
sensitive	 to	 thickness.	 The	 average	 open-circuit	 voltage
	 of	 the
single-crystal	 cells	 is	 30	 to	 70	 mV	 greater	 than	 that	 of	 the
polycrystalline	 cells	 in	 the	 same	 thickness-resistivity
category.	 For	 most	 single-crystal	 control
	 groups	 the	 scatter	 is
within	 10	 mV	 of	 the	 mean,	 that	 is,	 less	 than	 two
	
percent.	 In
the	 worst	 case	 the	 scatter	 is	 about	 five	 percent
	 of	 the
	 mean.
The	 scatter	 in	 the	 open-circuit	 voltage
	 of	 the
	 polycrystalline
cells	 was	 significantly	 greater	 than	 that	 of	 the	 single-crystal
(control)	 cells.
Most	 of	 the	 thickness-resistivity
	 groups	 of	 polycrystalline
cells	 which	 showed	 very	 large
	
amounts	 of	 open-circuit
	 voltage
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scatter also had a very high average shunt conductance, as shown
by the shunt conductance data in Table 6. In these groups the
low open-circuit voltage, and also the scatter, were most likely
the direct result of excessive shunt conductance. However, one
group,	 the 150 micron thick cells of Lot 2,	 had shunt
conductances which could in no way account for the low average
or the scatter in the open-circuit voltage.	 In addition, poly-
crystalline cells with moderate amounts of open-circuit voltage
scatter	 (+5	 -0 +20 mv)	 invariably had values of shunt
conductance that were so low as to have no significant effect on
the open-circuit voltage.
The lower average open-circuit voltages (20 to 50 mV lower
than single-crystal control cells) and the scatter in the open-
circuit voltages of the non-shunted polycrystalline cells appear
to indicate that there is a voltage-controlling mechanism, not
present in the single-crystal (control) cells, which is limiting
the open-circuit voltage of polycrystalline cells.
A comparison of the fill-factor of the polycrystalline
cells to that of the single-crystal (control) cells is shown in
Table 7. As with the open-circuit voltage, most of the groups
with large amounts of fill-factor scatter were also found to be
shunted; the shunts were very likely the cause of the low
fill-factors as well as the low open-circuit voltages. The
average fill-facLor of most of the groups of non-shunted
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4	 polycrystalline cells was not significantly different from that
of the single-crystal (control) cells. 	 However, the average
fill-factor of four polycrystalline groups (Lot 6 - 250 microns;
r
Lot 2 - 150 microns; and Lot 3 - 150 and 200 microns) was much
lower than that of their single-crystal controls, and not
because of shunting. This indicates that, while there does not
appear to be any fundamental limit to fill-factor in large-grain
polycrystalline silicon, there is a mechanism, not present in
single crystal silicon, which can reduce the fill-factor in some
polycrystalline samples.
B.	 Mini-Cell Wafer Evaluation
The scatter in both the open-circuit voltage and the fill-
factor of the polycrystalline cells in the thickness-resistivity
matrix indicates that there is iin additional performance-
limiting mechanism that is not associated with bulk properties -
specifically, base thickness or resistivity. The degradation of
both the open-circuit voltage and the fill-factor seems to have
1
a	 spatial	 nature because
	
each	 group	 contains individual	 cells
with	 very	 good	 I-V	 characteristics
	 (as shown by	 the	 sum of	 the
mean	 plus	 one	 standard	 deviation)	 even though the	 average	 open-
circuit
	 voltage
	 or fill-factor	 might
	 be low. Since	 the	 location
of	 any	 particular cell	 on	 a	 wafer	 was	 not controlled,	 this
w
position-dependent scatter	 is	 implicit. Therefore, an	 experi-
ment	 was
	 designed to	 determine,
	 first, the location	 of	 cells
f	 17
I	 ^.
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with degraded I-V characteristics, and, second, the fundamental
cause of the degradation. To achieve these objectives r_n array
of up to - ) small (approximately 0.20cm 2
 in size) photodiodes
("mini-cells") were fabricated on a selection of 10cm x 10cm
polycrystalline silicon. wafers.
1. Mini-Cell Wafer Fabrication
A set of mini-cell wafers was fabricated using a mesa etch
isolation process sequence described below and shown in Figure
2. The wafers were chemically polished using a CP-type etch to
a thicknejs of 250 microns, then diffused with phosphorus to a
surface resistivity of 80 ohms/0 . Individual test cells were
isolated from one another by etching away several microns of
silicon between the cells, resulting in a mesa diode structure.
A p+
 layer on the back side of the wafer was formed by alloying
aluminum into the wafer. Front contact pads were deposited by
evaporating Ti/Pd over photoresist which had been photolitho-
graphically patterned.	 Undesired metal was removed using a
lift-off technique.	 The back contact consisted of a full-
coverage Ti/Pd layer.	 Silver was then electroplated onto the
Ti/Pd metallization, and the contacts were sintered.
	 No anti-
reflection coating was applied.
e
Figure 2. Process sequence for mesa etch isolation test cells.
1. THINNING ETCH:	 250 + 10 Microns Final Thickness
2. DIFFUSION:	 80 ohm/0
3. MESA ETCH MASK:
	
	 Spin Photoresist
Open Window Frame In Resist
E
4. MESA ETCH:	 CP-type, ti 2 Microns Removed
a
wr.
5. STRIP RESIST
6. BACK ALLOY:
7. FRONT METALLIZATION:
8. REAR METALLIZATION:
9. ELECTROPLATE:
10. SINTER
Aluminum Paste
Bake
Alloy
HC1 Etch
Spin Photoresist
Open Windows For Contact Pads
Evaporate Ti/Pd
Liftoff
Ti/Pd
Si l•3 er
I
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k The set of mini-cell wafers consisted of five poly-
crystalline wafers supplied by Semix, a Wacker Silso poly-
crystalline wafer, and a single-crystal control wafer. Three c,f
f
the Semix wafers were from the central portion of an ingot (No.
71-01E) near the bottom, in the middle, and near the top. The
r	remaining two Semix wafers are from the middle cif two additional
bricks (Nos. C4-108 and C4-116B). The single-crystal control
wafer was Czochralski-grown with a resistivity of 1.2 ohm-cm,
which was approximately the same as that of the polycrystalline
wafers.
2.	 Variation of Resistivity With Position
The dopant concentration in the base of an abrupt, one-
sided p-n junction may be experimentally determined by measuring
the junction capacitance (C) as a function of reverse bias (V),
then determining the slope of a curve of 1/C 2 versus V [7].
Assuming the base is p-type, the dopant concentration, N A , is
given by the relation
NA = 2 /gESiEoa
where q is the electronic charge, Esi is the relative dielectric
constant of silicon,	 Eo is the permittivity of free space,
and a is the slope of the 1/C 2 versus V curve.
	 Knowing the
!	 acceptor dopant concentration, the bulk resistivity is found by
20
i
use of a curve of resistivity as a function of boron
concentration in silicon [8].
While the above technique is rather straightforward, it is
also very tedious, particularly if one anticipates evaluating
400 cells per 10cm x 10cm wafer. In order to make it possible
to determine the spatial variation of resistivity for the mini-
cell wafers, a sim pler technique for determining the resistivity
from junction capacitance data was necessary. This technique
involved the measurement of the junction capacitance with no
bias, then using a calibration curve of junction capacitance (at
V=0) as a function of resistivity to uniquely determine the
resistivity. Such a calibration curve can be developed by using
the above equation with the previously mentioned resistivity
versus dopant concentration curve, and by assuming: (1) an
abrupt p-n junction; (2) no deviation of the value of C at V=O
from the 1/C 2 versus V curve; and (3) carrier mobilities in
pclycrystalline silicon which are equal to those in single-
crystal silicon. The resultant calibration curve of junction
capacitance (at V=0) versus resistivity is shown in Figure 3.
Using this curve, a single capacitance measurement, rather than
several, is adequate to determine the base resistivity with good
accuracy.
The junction capacitance measurement was made using a
General Radio 1672-A Automatic Capacitance Bridge whose oscil-
`	 21
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Figure 3. Junction capacitance as a function of resistivity;
bias voltage = O V.
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lator voltage is 1.00 mV with the cell in the dark and with no
bias.
	
The results for several of the mini-cell wafers showing
i
k
the derived base resistivity as a function of position are given
in Figures 4 to 6. Resistivity -.,clues that are missing in these
figures indicate areas where the test cell shunt conductance is
too high (greater than 1 mmho) to make a meaningful measurement
of junction capacitance from which to determine resistivity.
These shunted areas may possibly, though not necessarily, be due
to some defect in the wafer, however, they may also be due to
r	 interaction between the silicon and the processing. 	 The cause
F
of higher values of shunt conductance in any particular cell can
only be determined by additional measurements and observations.
Figures 4, 5, and 6 show the spatial variation of
resistivity from wafers near the bottom, in the middle, and near
the top of brick 71-01E, respectively, all of which were cut
from the central portion of an ingot. The resistivity varies
from 1.5 to 1.9 ohm-cm near the bottom, from 1.4 to 1.7 ohm-cm
in the middle, and from 1.3 to 1.7 ohm-cm near the top. There
is a slight trend toward lower resistivity from bottom to top.
There is a much higher incidence of cells with shunt conduc-
tances greater than 1 mmho for cells from the bottom than for
cells from the middle or from the top. This makes analyzing the
spatial variation of resistivity difficult for the wafer near
the bottom. However, the resistivity data of these and the
remaining three polycrystalline wafers indicates that there is
no particular pattern to the spatial variation of resistivity.
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Table 8 summarizes
set. In general, these
deviation about the mean
vary significantly across
appear to decrease sligY;
ingot.
the results from the mini-cell wafer
results show that, since the standard
is very small, the resistivity does not
a wafer. The average resistivity does
tly from the bottom to the top of an
3.	 Illuminated I-V Characteristics
The illuminated Ah10, red-filtered, and blue-filtered I-V
characteristics (short-circuit current, open-circuit voltage,
fill-factor) of all mini-cells were measured under an AMO, 135
mW/cm2 , CW, filtered-xenon light source at 25 0C. The average,
standard deviation, coefficient of variance, and range of the
characteristics for each wafer are shown in Table 9.
The average short-circuit current density (J sc ) of the
polycrystalline cells was always less than that of the single-
crystal control wafer (SC11-1). In the best material (C4-116B),
the difference was only 3 percent; the bottom wafer of brick
71-OIE was about 14 percent lower. The scatter for the wafers
from brick 71-01E and for the Wacker wafer was less than 3
percent; the scatter in the short-circuit current of the waters
from brick C4-116B and C4-108 was significantly greater, 5.6 and
6.7 percent, respectively.
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1 • 4^
The average open-circuit voltage (V oc ) of the poly-
crystalline cells is about 20 to 60 mV lower than the average of
the single-crystal control cells, which was 530 mV. The scatter
for the cells from the top and middle wafer of brick 71-01E,
from C4-1168, and from the Wacker wafer, is similar to that of
the single-crystal control - about 15 to 20 mN7. However, the
cells from the bottom wafer of brick 71-01E and from the wafer
from brick C4-108 have an open-circuit voltage scatter that is
significantly greater - 42 and 55 mV, respectively. These two
wafers also have cells whose average open-circuit voltage is
significantly lower than that of the single-crystal controls or
the other polycrystalline wafers.
With the exception of the wafers from the bottom of brick
71-01E and from brick C4-108, the average fill-factor (FF) of
the cells from the remainin:.7 polycrystalline wafers and from the
single-crystal control wafer are similar and do not show
excessive scatter. The average fill-factor is low (62 to 66
percent) for these wafers, including the single-crystal control
wafer, due to the series resistance resulting from the lack of a
fine front grid metallization.	 The average fill factor of the
wafers from the bottom of brick 71-01E and from brick C4-108, 56
and 57 percent, respectively, is lower than that of the other
wafers; in addition, their scatter is substantially greater.
30
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The	 red-f iltered	 short-circuit	 current	 density	 is	 sensitive
to	 the	 minority-carrier	 diffusion	 length.	 The	 red	 filter
(Corning	 filter	 2408)	 transmits	 only	 these	 wavelengths	 longer
than	 about	 620	 nm;	 this	 light	 would	 have	 an	 absorption
coefficient	 in	 silicon	 of	 less	 than 4x,0 3	cm-1	and	 would	 be	 able
to	 penetrate	 deeply	 into	 the	 bulk.	 Hence,	 carriers	 generated
far	 from	 the	 junction	 by	 this	 long-wavelength	 light	 will	 be
collected	 only	 if	 the	 minority-carrier	 diffusion	 length	 is
sufficiently	 long.	 The	 blue	 filter	 (Corning	 filter	 9788)
transmits	 those	 wavelengths	 shorter	 than	 600	 nm.	 This	 light	 is
able	 to	 penetrate	 only	 about	 2	 microns	 into	 silicon;	 therefore,
the	 blue-filtered	 short-circuit	 current	 density	 is	 most
sensitive	 to changes	 in the	 junction and near-junctior, regions.
The red-filtered short-circuit current density (JR) of the
polycrystalline cells was less than that of the single-crystal
control cells, indicating shorter minority-carrier diffusion
lengths in the polycrystalline silicon. The scatter in the red-
filtered short-circuit current density of the cells from brick
71-01E was greater than that of the single-crystal control
cells, but was substantially less than the scatter of the cells
from the other polycrystalline wafers. The blue-filtered shr-t-
circuit current density (JB) was fairly constant although it was
somewhat greater for the single-crystal control wafer and for
the wafer from brick C4-116B.
31
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The average shunt conductance (Gs) varied substantially
from wafer to wafer and within eac.) wafer. It was low, less
than 2 mmho/cm 2 , in the single crystal control wafer, in the top
wafer from brick 71-01E, and in the wafer from brick C4-11GB.
It was very high, greater than 5 mmho/cm 2 , in the wafers from
the middle and bottom of brick 71-01E and from the ;riddle of
brick C4-108. The average shunt conductance of the Wacker wafer
was intermediate at 4.8 mmho/cm 2 . Shunt conductance tended to
increase from the *_op to the bottom of brick 71-01E. The ranges
of the shunt conductance of the cells from the wafers from the
middle and bottom of brick 71-01E and from brick C4-108 were 91,
100, and 154 mmho/cm 2 , respectively, which are significantly
greater than those of the remaining polycrystalline wafers (19
to 55 mmho/cm2).
4.	 Shunt Conductance
Of particular interest in the data from the mini-cell
wafers is the wide variation in shunt conductance of the mini-
cells from wafer to wafer and, especially, within any wafer.
The average shunt conductance varied by more than an order of
magnitude from wafer to wafer, from a low of 1.5 mmho/cm 2 for
wafer C4-116B to a high of 20.8 mmho/cm 2 for C4-108. Shunt
conductances on the order of 1 mmho/cm 2 have little effect on
cell performance.	 However, shunt conductances greater than 10
mmho/cm 2 will reduce the theoretical fill-factor by more than 20
32
percent. Thus, shunt conductances that are consistently greater
than 10 mmho/cm 2 are a serious impediment to achieving a high
efficiency solar cell.
Fioures 7, 8 and 9 show histograms of shunt conductance for
the top, middle, and bottom wafers, respectively, from Semix
brick 71-01E. The top wafer had a nearly flat distribution from
about 0.01 mmho/cm 2 to 10 mmho/cm2 , with one peak at 0.2 to 0.5
mmho/cm 2 and one peak at 2 to 5 mmho/cm 2 . The middle wafer, in
contrast, had only one peak, at 2 to 5 mmho/cm 2 , with a normal-
looking distribution about she maximum. The distribution for
the bottom wafer is skewed toward higher values of shunt
conductance, with a maximum at 20 to 50 mmho/cm2 . There is also
a peak at 2 to 5 mmho/cm 2 . Only about 4 percent of the cells of
the top wafer had values of shunt conductance greater than 10
mmho/cm 2 . However, more than 18 percent of the middle wafer's
cells, and nearly 30 percent of the bottom wafer's cells, had
shunt conductances greater than 10 mmho/cm 2 . Microscopic
examination of these cells revealed that in many cases inclu-
sions were present in those cells with large shunt conductances.
This	 observation	 was	 repeated	 with	 wafer C4-108, whose
histogram,	 shown
	 in Figure	 10,	 has	 a	 peak	 at	 10 to	 20	 mmho/cm2
as	 well	 as	 2	 to	 5 mmho/cm 2	and	 is	 skewed	 toward higher shunt
conductances.	 About 40 percent	 of	 the cells had values	 of shunt
conductances	 greater than	 10	 mmho/cm 2 .	 Many inclusions were
33
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Figure 7. Histogram of shunt conductance: 	 top wafer from Semix
brick 71-01E.
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Figure 10. Histogram of shunt conductance: Semix brick C4-108.
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present in these cells. Two SEM photographs of inclusions in
this material (from a Secco-etched wafer next to the wafer used
to fabricate the mini-cells) are shown in 2igure 11.
In contrast to wafer C4-108, wafer C4-116B has a
distribution, Figure 12, which, while skewed toward higher shunt
conductances, has a peak in the 0.5 to 2.0 mmho/cm 2 range. Very
few inclusions were observed in this wafer, and only about 1
percent of the cells had values of shunt conductance greater
than 10 mmho/cm2.
Finally, the distribution for the Wacker Silso wafer is
shown in Figure 13. This is also skewed toward high shunt con-
ductances with a maximum in the range of 2 to 5 mmho/cm 2 . Some
inclusions were present in this wafer. About 7 percent of the
cells had values of shunt conductances greater than 10 mmho/cm2.
While several interpretations of this data can be made, of
significance is the fact that, for the wafer from the bottom of
brick 71-01E and from brick C4-108, large numbers of high shunt
conductance cells correlated strongly with the presence of many
inclusions. These two wafers were also characterized by a large
amount of scatter in open-circuit voltage and fill-factor, and
large average values of shunt conductance, as shown in Table
F__ 
10. Therefore, the degradation in open-circuit voltage and
fill-factor, for these two wafers, was due to inclusions, which
acted as resistive shunts.
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Figure 11. SEM photographs of inclusions in polycrystalline
wafer from Semix brick C4-108.
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5.	 Dark I-V Characteristics
Although the low open-circuit vol l.age of many mini-cells
with excessive shunt conductance can be accounted for by
inclusions, there were still many other mini-cells whose open-
s
circuit voltage is low even though thev were not shunted.
I	
Further characterization of these cells to determine the cause
of the open-circuit voltage degradation was becun by determining
(
1	 their dark I-V characteristics.
`	 The current-voltage (J-V) curve of a solar cell can be
i
	 modelled approximately by the two-exponential equation
J = JQNO exp (V/f) + JSCO exp (V/n6) + GsV - JL
'	 where JQI1O is the recombination current density (at zero bias)
in the quasi-neutral (bulk) region, J SCO is the space-charge
i
(depletion region) recombination current density (at zero bias),
n is the so-called ideality factor of the second diode
(spae..-charge), G s is the shunt conductance per unit cell area,
and J L is the light-generated current density, which in the dark
is identically equal to zero. The factor 6 is equal to kT/q,
which have their usual meanings; it is assumed in the approxima-
tion th-t the voltage, V, is much greater than 6 (approximately
equal to 26 mV at 250C).
I r;
r	 43
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fThe dark I-V characteristics, JQNO , JSCO, and r., are d-' er-
mined by making a series of measurements of J as a function of
V. The shunt conductance, G S , is determined by the behavior of
the J-V curve for small bias (V 200 mV). A computer program was
then used to choose simultaneous values of JQNO , "SCO, and n
such that the calculated J-values are equal to the measured
J-values. The measured values of J as a function of are
determined by the Isc-Voc technique (varying the illumination
level), which eliminates one particularly large source of error,
series resistance. For the mini-cells, this is especially
important since the series resistance is large due to lack of a
fine line metallization on the front.
The Isc-Voc characteristics of mini-cells in four regions
of wafer C4-116B were measured. This wafer was chosen because
i
the average short-circuit current density is nearly equal to
that of the single-crystal Czochralski mini-cells, indicating
long average minority-carrier diffusion length, and there did
not appear to be an excessive number of inclusions, which act as
resistive shunts. The Isc-Voc data was then reduced to the
"dark I-V" or junction characteristics that are summarized in
Figures 14 through 17, which show the open-circuit voltage,
fill-factor,	 JQNO , JSCO,	 n-factor,	 open-circuit voltage loss
(	 V)	 and	 fill-factor	 loss	 ( A FF)	 due	 to	 space-charge
recombination current.	 These last two factors are derived by
calculating the effect of J SCO on the open-circuit voltage and
44
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fill-factor that were theoretically obtained by assuming the
cell can be represented by an ideal diode with a saturation
current equal to JQNO and a light-generated current density
equal to the short-circuit current density.
Figure 14 shows the case where the open-circuit voltage is
dominated by recombination in the bulk. The open-circuit
voltage of the cells in column 18 is about 15 to 20 mV lower
than that of the cells in column 17. The quasi-neutral
recombination current of the cells in column 18 is approximately
a factor of two greater than that of the cells in column 17.
Theoretically, for an ideal solar cell (n-factor = 1), doubling
the quasi-neutral recombination current will decrease the open-
circuit voltage by about 18 mV. Therefore, even though the
space-charge recombination current may increase, most of the
open-circuit voltage loss is due to J QNO ; the oPen-circuit
voltage loss due to JSCO is only 1 to 7 mV.
From Shockley's analysis [9], the quasi-neutral
recombination current of a p-n junction is given by the
expression
JQNO = g ni 2Dn2
NALn
for the cast when N D > >NA .	 In this expression ni is the
intrinsic carrier concentration,
	 Dn is the minority-carrier
^-
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• diffusion coefficient, NA is the boron concentration in the
bulk, and Ln is the minority-carrier diffusion length. Assuming
that the dopant concentration is homogeneous, then JQNO is seen
to be inversely proportional to Ln. 	 That is, doubling the
t
minority-carrier diffusion length will decrease JQNO by a factor
of two.	 The above experimental results showing that JQNO
t
increases by a factor of two indicates that Ln for the cells in
column 18 is only half as long, on average, as those in column
17. If the diffusion length decreases, then the light-generated
current should also decrease since less photogenerated carriers
will be collected by the junction. 	 In fact, the short-circuit
•
	
	
current density of the cells in column 18 is significantly lower
(by about 3 to 5%).
A different type of behavior is seen in comparing cell 13-4
to cell 13-2 in Figure 15. Most of the open-circuit voltage
loss in cell 13-4 is due to excessive recombination in the
space-charge region, which is more than an order of magnitude
greater. For this cell, the theoretical loss in open-circuit
voltage due to space-charge recombination is about 23 mV greater
than in cell 13-2; the actual difference in open-circuit voltage
is about 18 mV. The loss in fill-factor due to JSCO is about 8
percent r-eater in cell 13-4. The remaining cells in Figure 15,
cells	 13-3,	 14-2,	 14-3,	 14-4,	 15-2,	 15-3,	 and 15-4,	 have
approximately the same quasi-neutral recombination current, 7.1
to 9.6 x 10 -9 mA/cm2 .	 In general, the open-circuit voltage
C'
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tracks JQNO , but cell 14-3, which has the lowest open-circuit
voltage, has space-charge recombination current that is nearly
an order of magnitude greater than any of the others, anJ more
than three orders of magnitude greater than the best.
To summarize, cells 13-3, 14-2, 14-4, 15-2, 15-3, and 15-4
have low open-circuit voltage due to high J QNO , cell 13-4 has
low open-circuit voltage due to high J SCO ;
 
and open-circuit
voltage of cell 14-3, the lowest of the group, is low due to
both high JQNO and high JSCO.
Figure 16 shows a group of cells where much of the loss is
due to space-charge recombination. Only in cells 12-16 and
12-17 is the open-circuit voltage loss due to space-charge
reccmbination fairly small. The cell with the best open-circuit
voltage, cell 10-16 at 575 mV, also has the most loss in open-
circuit voltage due to space-charge recombination, even though
the actual value of JSCO is very low. This means that
sensitivity to space-charge recombination current increases as
the quasi-neutral recombination current decreases. This is also
suggested by cells 11-15, 11-16, and 11-17. Even though both
JQNO and JSCO increase, the loss in open-circuit voltage due to
JSCO decreases.
The last map, Figure 17, shows an area where JQNO varied
14	 widely, from as low as 2.5 s 10-9 mA/cm2 (cell 13-9) to a high
49
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of 3.5 x 10-8 mA/cm 2 (cell 12-7). An order of magnitude
increase in J QNO for the ideal solar cell theoretically results
in a 60 mV decrease in open-circuit voltage, which is confirmed
by the 68 mV difference between these cells. 	 J SCO also shows
substantial scatter, from 1.4 x 10 -5 mA/cm 2 (cell 10-10) to 4.5
x 10- 2 mA/cm2 (cell 11-11).	 The open-circuit voltage loss due
to space-charge recombination varies from 3 to 23 mV; the loss
in fill-factor due to JSCO ranges from 2 to 17 percent.	 In
particular, the lowest open-circuit voltage cells,	 12-7 and
12-8, are degraded mainly due to excessive quasi-neutral
recombination current, even though space-charge recombination
current is large and also contributes to Voc loss. Cells 10-8,
10-9, 10-11, 11-10, 12-6, 13-6, 13-8, and 14-8 have losses also
due to excessive J QNO , though not as great. Cells 10-12, 11-7,
11-9, 11-11, 11-12, 13-7, and 13-9 have losses due to space-
charge recombination. The best cells of this group, 10-10,
11-8, and 12-9, have J QNO equal to about 5 x 10 -9 mA/cm2, JSCO
less than 2 x 10 -5 mA/cm 2 , and n-factors less than two; the
open-circuit voltage is about 575 mV.
The quasi-neutral current of most (24 out of 43) of the
measured mini-cells on this wafer, C4-116B, varies from about 5
x 10-9 mA/cm 2 to around 1 x 10 -8 mA/cm 2 . At the extremes, the
quasi-neutral current appears to vary by about an order of
magnitude across the wafer, which would imply at least a 60 mV
variation
	
in	 open-circuit	 voltage.	 The	 space-charge
52
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recombination current of only four out of 43 measured mini-cells
is sufficiently large to account for more than a 20 mV open-
circuit voltage loss. For the majority (27 out of 43) of the
sampled cells, the open-circuit voltage loss due to excess
space-charge recombination is less than 10 mV. Hence, the
s:atter (standard deviation) in the open-circuit voltage of the
mini-cells of this wafer, + 14 mV, i^ roughly composed of two
parts, + 10 mV due to quasi-neutral recombination variations,
and + 5 mV due to space-charge recombination variations.
Recombination in the bulk is the predominant loss mechanism,
although there are mini-cells on this wafer, C4-116B, that
suffer from recombination in the space-charge region.
An additional mini-cell wafer was evaluated for dark I-V
characteristics in order to further substantiate the above
conclusions.	 The wafer from the top of Semix brick 71-01E was
tested since this wafer had few apparent inclusions, as
suggested by the large number of contiguous cells with values of
shunt conductance less than 1 mmho/cm2.
Figures 18 through
in four areas of this
upper left corner; the
to 552 mV and tracks
from 5.5 x 10 -9 mA/cm2
space-charge recombinat
21 show the junction I-V characteristics
wafer. Figure 18 shows an area in the
open-circuit voltage varies from 573 mV
the quasi-neutral current, which varies
to 10.0 x 10 -9
 mA/cm2 ; the loss due to
ion is 10 mV or less.	 Therefore, the
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F`	 variation in open-circuit voltage in this area is primarily due
Ito variations in JQNO-
Figure 19 shows a large area in the upper middle of this
wafer. In this area, cells suffer from both quasi-neutral
recombination and space-charge recombination. For example, cell
2-12 (Voc = 515 mV) has excessive IuQNO (the majority of the
cells in this area have values of J QNO near 5 x 10-9 mA/cm 2 ) but
also significant loss, 50 mV, due to space-charge recombination.
Cells 3-21 (V oc = 554 mV), 5-11 (V oc = 555 mV), and 6-11 (V oc =
556 mV) are similar, although not degraded to the same extent by
either. Cells 6-10 (Voc = 531 mV) and 6-9 (Voc = 526 mV) have
values of JQNO that are more than double the average value (loss
= 20 mV) and space-charge recombination losses of about 30 mV.
It is clear that space-charge recombination can substantially
reduce the open-circuit voltage in isolated locations that
appear to be less than 0.2 cm 2 in area.
Figure 20 then shows an area in the upper right section of
this wafer. The cells in this area corroborate the behavior
observed in the other two areas. Most of the cells have values
Of JQNO around 5 x 10-9 mA/cm2 . Cell 2-17 (Voc = 524 mV) is
degraded by both excess J QNO , accounting for about 20 mV loss,
and excess JSCO, a 32 mV loss. The cells surrounding 2-17, with
little loss due to space-charge recom'ination, have values of
open-circuit voltage near 570 mV.	 Cell 4-17 (Voc = 544 mV),
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too, is surrounded by cells whose open-circuit voltage is near
570 mV. The excess quasi-neutral recombination current measured
in this cell easily accounts for the loss.
Finally, Figure 21 shows a small area near the bottom right
corner, where cell 20-17 (V oc = 552 mV) is degraded mainly by
excess JQNO, and cell 20-18 (Voc = 530 mV), besides being
degraded by JQNO , suffers an additional loss due to space-charge
recombination.
The results seen in this wafer are very similar to those
obtained for wafer C4-116B. Namely, for the majority of those
cells tested (38 out of 53), the quasi-neutral recombination
varies by about a factor of two, from 5 x ].0 -9 mA/cm 2 to 1 x
10- 8 mA/cm2 . The variation in J QNO at the extremes is about a
factor of five.	 Therefore, quasi-neutral current could account
for about 40 mV of Voc loss. Only five out of the 53 cells have
more than 20 mV loss due to space-charge recombination; nearly
three-quarters (39 out of 53) of the cells have an open-circuit
voltage loss due to space-charge recombination that is less than
10 mV. Hence, like wafer C4-116B, the scatter (standard
deviation) in the open-circuit voltage of the mini-cells from
this wafer, + 15 mV, appears to be dominated by variations in
quasi-neutral recombination.
P^
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III. PROCESSES TO IMPROVE THE PERFORMANCE OF' POLYCRYSTALLINE
SILICON SOLAR CELLS - DAMAGE GETTERING
_ Results from the thickness-resistivity matrix indicated
that the short-circuit current of the thicker polycrystalline
cells is consistently five to ten percent lower than that of the
cells fabricated from Czochralski single-crystal silicon that
were used as controls for this experiment. In looking at the
effect of thickness on cell I-V characteristics, the short-
circuit current of the polycrystalline cells was found to
saturate at a thickness that was less than that of the single-
:rystal (control) cells. These results indicate that large-
grain polycrystalline silicon is presently characterized by a
minority-carrier diffusion length that is shorter than that of
Czochralski single-crystal silicon.
The cause of the shorter minority-carrier diffusion lengths
in polycrystalline silicon has not been unequivocably identi-
fied, but one possibility is that this degradation is due to a
minority-carrier lifetime-killing impurity. It may be possible,
if this indeed is the case, to improve the short-circuit current
of polycrystalline cells by removing some of this impurity.
This type of improvement has been observed for the case of
metallurgical	 grade	 silicon	 upon	 annealing	 wafers	 at	 a
temperature high enough to allow the degrading impurities to
diffuse to a surface with a high dislocation density.
	 The
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procedure, called damage gettering, was reported by Saitoh,
et.al . [10], to result in a minority-carrier diffusion length
increase	 from	 11	 microns	 to	 16	 microns	 in twice-pulled
r	 Czochralski single-crystal wafers that had metallurgical grade
F
A	 silicon as the starting material.
An experiment to investigate the usefulness of damage
gettering to improve the short-circuit current of cast poly-
crystalline silicon was designed. For this experiment, a number
of closely-matched 10cm x 10cm polycrystalline silicon wafers
from Semix brick C4-87E were quartered and thinned using a
CP-type etch to a nominal thickness of 300 + 10 microns. Each
quarter wafer was sandblasted on the back side only using a 320
mesh aluminum oxide (Al203) powers in order to introduce damage.
Each quarter was paired with a 5cm x 5cm single-crystal wafer
(ostensibly serial wafers from one ingot) of the same thickness
that was also damaged in the back side.
r Groups of polycrystalline and single-crystal wafers were
heat-treated -or 1, 5 and 25 hours at 1000 0C in flowing
nitrogen. One group, the controls, was not heat-treated. After
the heat-treaments were completed, all wafers, including the
controls, were CP-etched to remove surface damage, and then
lightly diffused in order to measure the photoconductivity decay
time constant.
r'
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The microwave reflectance photoconductivity decay technique
was used to monitor the change, if any, in the minority-carrier
lifetime as a result of the heat-treatment. This technique has
been previously shown [11] to be useful in determining the
variation in an approximate value of minority-carrier lifetime
across a 10cm x 10cm polycrystalline silicon wafer. The exact
relationship between the measured modulated microwave photo-
conductivity decay time constant and the minority-carrier life-
time has not been determined, and the two are not necessarily
equivalent.	 Because the photoconductivity decay time constant
is sensitive to a number of intrinsic and extrinsic parameters,
absolute values of time constant are not meaningful. However,
if all. test and sample conditions are maintained constant, the
technique can be validly used to evaluate changes in minority
carrier lifetime.
Solar cells were fabricated from these wafers using a high
efficiency process [1). Particular attention was focused on
avoiding any process that would result in a textured surface,
since this would tend to enhance the light-generated current.
The solar cells have a surface texture that is characteristic of
a CP-type etch, and they are not AR-coated, to avoid variations
due to that process.	 The cells were tested under an AMO, 135
mW/cm2
 light source at 25 0C. These results, along with the
photoconductivity decay time results, are shown in Tables 11 and
12 for the single-crystal controls and polycrystalline cells,
respectively.
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For the single-crystal samples, Table 11, the average
short-circuit current,	 open-circuit voltage,	 and peak power
decreased as a result of any heat-treatments. On average, the
red-filtered short-circuit current tende ri to decrease with time
at 1000 0C. More significantly, however, the scatter in the red-
filtered short-circuit current increased substantially from + 1
mA to more than + 3 mA for the cells that were heat-treated for
5 hours.	 This behavior indicates that the minority-carrier
diffusion length is being degraded by these high temperature
heat-treatments.	 The short-circuit current tends to track the
photoconductivity decay time, D.
In contrast,	 the short-circuit current of the poly-
crystalline cells,	 Table	 12,	 does	 not	 track the photo-
conductivity decay time constant, which decreased significantly
with time at 10000C. The short-circuit current, red-filtered
short-circuit current, open-circuit voltage, and peak-power of
the cells fabricated from material heat-treated at 1000 0C for 5
hours are significantly greater than those of either the non-
heat-treated control cells, or those cells that were heat-
treated for either 1 or 25 hours. The changes in short-circuit
and red-filtered short-circuit current indicate that the
minority-carrier diffusion length has increased after 5 hours at
1000 oC, perhaps due to gettering of fast-diffusing impurities.
The red-filtered short-circuit current decrease after 25 hours
is probably due to a competing process - the same prouccs
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	 1
causing the degradation of minority-carrier diffusion length in
the single-crystal samples.
Measurements of the dark I-V characteristics were obtained
for two sets of selected polycrystalline cells and one set of
single-crystal cells.	 The polycrystalline cells were chosen to
be spatially close to one another on the original wafer. The
results are shown in Table 13. For both sets of polycrystalline
cells, the quasi-neutral recombination current increases after
only one hour at 1000 oC causing a drop in open-circuit voltage
and short-circuit current.	 After a five hour heat treatment,
F	 however, the quasi-neutral recombination current has decreased,
relative to the starting value, and the open-circuit voltage and
r
short-circuit current have increased. However, longer times do
not continue to decrease the quasi-neutral recombination; after
25 hours at 1000 0C, the quasi-neutral recombination is the same
or greater than with no annealing.	 These results showing
significant changes in the quasi-neutral recombination current,
'	 together with the changes in the short-circuit current and
open-circuit voltage, indicate that the effective minority-
carrier diffusion length is being modified by the damage-
gettering heat-treatments.
The contrast,
	
the quasi-neutral	 recombination of
	
the
single-crystal cells appear to be only degraded by the damage-
gettering heat-treatments.	 A factor of five increase in quasi-
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neutral recombination current, perhaps due to a factor of five
decrease in minority-carrier diffusion length, will theoreti-
cally result in a 42 mV loss of open-circuit voltage and some
loss in short-circuit current.	 This type of behavior was
observed; both the open-circuit voltage and short-circuit
current decreased after heat-treatment for 5 hours. The quasi-
neutral recombination current increased by about a factor of
five, the open-circuit voltage decreased by about 38 mV, and the
short-circuit current decreased by about 10 mA.
The improvements in the polycrystalline samples may also be
due to annealing of damage introduced by the sandblasting
operation, particularly since the short-circuit current of the
non-heat-treated cells appear to be very low when compared to
that more typically obtained with this polycrystalline material.
Therefore, an additional experiment was begun to invest gate the
effect of various sandblasting agents.
Four	 additional	 10cm	 x	 10cm	 polycrystalline	 silicon	 wafers,
from the	 same	 section	 of	 Semix	 brick	 C4-87E,	 were	 quartered and
thinned	 using	 a	 CP-type	 etch	 to	 a	 nominal	 thickness	 of 275
p
microns.	 One	 quarter	 (A)	 was	 not	 sandblasted;	 one	 quarter (B)
was sandblasted	 in	 the	 previous	 manner	 on	 the	 back	 side only
with 320	 mesh	 aluminum	 oxide	 (Al2O3)	 powder,	 a	 third	 quarter (C)
E
was sandblasted	 with	 320	 mesh	 silicon	 dioxide	 (SiO 2 )	 powder; and
the fourth	 quarter	 (D)	 was	 sandblasted	 using	 glass	 beads. Each
M
r i
68
^ _ J
quarter was paired with a 5cm x 5cm single-crystal wafer of the
same thickness and back-side damaged with the same material.
The surface finish of the wafers sandblasted with the glass
beads was much smoother than the surfaces of the wafers damaged
with either aluminum oxide or silicon dioxide powders, which
were very rough.	 Solar cells were fabricated from these back-
side damaged wafers using a high efficiency process [1].	 A
summary of the results is shown in Table 14.
Wafers 30 and 37 can be used to compare Al2O3 and glass
bead sandblasting to undamaged wafers. There is no substantial
difference. The B qu^-ters (Al2O3) are sli ghtly worse than the
controls (non-damaged A quarter), and the D quarters (glass
beads) are slightly better than the controls. More
significantly, the short-circuit current, open-circuit voltage,
and peak-power of the cells fabricated from the undamaged wafers
are very low, which confirms that the material used in this
series	 of	 experiments has	 a very	 short minority-carrier
diffusion length.
Wafers 38 and 40 show the difference between Al 2 O 3 , SiO2,
and glass beads as the sandblasting agent. The performance of
the cells damaged with Al2O3 and SiO2 is similar, which
indicates that there is no degradation mechanism associated with
M	 contamination by Al2O3. The quarter damaged with glass beads is
he	 better than the others in both cases. This may be due to the
i.w
1
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texture of the damaged surface which was very rough for Al203
and Si02, but smooth for glass beads.
Damage to the single-crystal cells apparently results in no
impact on short-circuit current, a slight decrease in open-
circuit voltage, and an increase in open-circuit voltage
scatter. With single-crystal silicon, damaging the back-side by
sandblasting degrades the overall performance due to lower open-
circuit voltage, but it does not appear to matter what material
- Al203, Si02 or glass beads - is used to cause the damage.
As a result of this secon6 experiment, it appears that the
minority-carrier diffusion length in low lifetime poly-
crystalline silicon can indeed be increased somewhat by a
damage-gettering heat-treatment.	 However, the improvement in
the diffusion length, by about a factor of two for the
particular conditions and materials in these experiments, was
insufficient to achieve the open-circuit voltages and short-
circuit current densities that were obtained with un-treated
polycrystalline silicon earlier in this program. In addition,
heat-treament for an extended period degrades, rather than
continues to improve, the minority-carrier diffusion length.
This behavior, lifetime degradation at high temperature, is
identical to that observed in single-crystal Czochralski silicon.
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The open-circuit voltage of about 1 out of 10 non-shunted
mini-cells is degraded by excess space-charge recombination
current. These areas of high space-charge recombination appear
to be less than 0.2cm 2 and isolated, since these low open-
circuit voltage mini-cells are usually surrounded by cells whose
space-charge	 recombination	 current	 is	 several	 orders	 of
magnitude lower.	 The majority of non-shunted mini-cells have
less than 10 mV of open-circuit voltage loss due to excess
space-charge recombination. This means that only a very small
improvement in performance will be realized by eliminating
space-charge recombination, particularly by grain boundaries,
without first reducing the quasi-neutral recombination.
Several mini-cell wafers that had, on average, lower values
of open-circuit voltage, a greater degree of scatter in both
open-circuit voltage and fill-factor, and significantly greater
values of shunt conductance were found to contain many
inclusions. Therefore, the scatter in th., open• . --ircuit voltage
and fill-factor of presently-fabricated cast polycrystalline
solar cells is due, to some extent, to inclusions, which act as
resistive shunts. However, this defect is not intrinsic, since
several other polycr-stalline wafers show no indication of
excessive shunt conductance or inclusions.
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IV. CONCLUSIONS
The performance of large-grain polycrystalline silicon
solar cells is limited by essentially the same mechanisms
limiting the performance of single-crystal Czochralski silicon
solar cells. Namely, the short-circuit current is dominated by
the base minority-carrier diffusion length; the open-circuit
voltage is dominated by the base majority-carrier concentration
(resistivity) as well as the minority-carrier diffusion length.
The scatter in the open-circuit voltage measured across several
polycrystalline wafers with few inclusions is about + 15 mV; a
factor of two decrease in qua y:-neutral current (from doubling
the minority-carrier diffusion length or the majority-carrier
concentration) will theoret'_cally yield an 18 mV increase in
open-circuit	 voltage;	 this	 magnitude	 of	 quasi-neutral
recombination current variation was observed. Since the
resistivity across a wafer is fairly constant, the effective
minority-carrier diffusion length must v&ry with position on a
wafer.	 The	 cause	 of	 this	 variation,	 in	 minority-c<,.rrier
diffusion	 length	 and	 quasi-neutral	 recombination	 current,
whether	 impurity	 or	 structurally-related,	 has	 not	 been
identified. However, a significant improvement in poly-
crystalline silicon solar cell performance will be realized by
eliminating, or at least reducing, the cause of this excess
quasi-neutral recombination.
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The open-circuit voltage of about 1 out of 10 non-shunted
mini-cells is degraded by excess space-charge recombination
current. These areas of high space-charge recombination appear
to be less than 0.2cm 2 and isolated, since these low open-
c i rcuit voltage mini-cells are usually surrounded by cells whose
space-charge	 recombination	 current	 is	 several	 orders	 of
magnitude lower.	 The majority of non-shunted mini-cells have
less than 10 mV of open-circuit voltage loss due to excess
space-charge recombination. This means that only a very small
improvement in performance will be realized by eliminating
space-charge recombination, particularly by grain boundaries,
without first reducing the quasi-neutral recombination.
Several wafers whose mini-cells had, on average, lower
values of open-circuit voltage, a greater degree of scatter in
both open-circuit voltage and fill-factor, and significantly
greater values of shunt conductance were found to contain many
inclusicns. Therefore, the scatter in the open-circuit voltage
and fill-factor of presently-fabricated cast polycrystalline
solar cells is due, to some extent, to inclusions, which act as
resistive shunts. However, this defect is not intrinsic, since
several other polycrystalline wafers show no indication of
excessive shunt conductance or inclusions.
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V.	 RECOMMENDATIONS
The major mechanism limiting the performance of currently-
produced, cast polycrystalline silicon solar cells appears to be
variation of the effective minority-carrier diffusion length,
which	 results	 in	 localized	 variations	 in	 quasi-neutral
recombination. This has a significant impact on solar cell
efficiency by limiting the open-circuit voltage and peak power.
A substantial improvement in performance may be realized by
eliminating, or at least reducing, this excess recombination.
A damage gettering proce 3 was investigated for improving
the bulk properties. However, while there was some improvement
with this process, the effect of heat-treatment is mixed. For
short anneal times, the cell performance improved as the bulk
recombination decreased. However, additional high temperature
heat-treatment increased, rather than continued to decrease, the
bulk recombination. Therefore, the cel'_ performance worsened.
If the excess quasi-neutral recombination is due to the
presence of grain boundaries, then their impact may possibly be
reduced by "passivating" the electrically active recombination
sites. The most likely passivant is hydrogen in its atomic
(ionic) form.
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Very few mini-cells suffered from excess space-charge
(junction) recombination. Therefore, processing schemes that
seek to reduce or eliminate excess space-charge recombination
will have a minimal impact when used with this material until
the quasi-neutral recombination is reduced.
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ABSTRACT
This is a Summary Technical Report for the MEPSDU Program.
The purpose of the program was to demonstrate the technical
readiness	 of	 a	 cost-effective	 process	 sequence	 for	 the
fabrication of flat-plate photovoltaic modules.
	 The initial
plan called for Solarex to design, develop,
	 fabricate and
operate a Module Experimental Process System Development Unit
(MEPSDU).
	
Due to DOE budget cutbacks and change in emphasis of
their	 programs	 the MEPSDU program was discontinued before-
completion.	 This	 report	 summarizes	 the	 technical
accomplishments at the time the program was discontinued.
At the time of the stop work order the following had been
accomplished:
1. Identification of a cost effective process sequence.
2. Laboratory verification of the cell process sequence.
3. Design of the equipment required for the cell process
sequence.
4. Performance of an IPEV cost analysis of the process
sequence.
r
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This process sequence was based on four significant program
developments:
1. Hot Spray TiO X AR Coating.
2. Glass Bead Back Clean-Up.
3. Wave-Soldering for Front Centacts.
4. Ion Milliny for Edging.
The preliminary cost analysis indicated that the 6.6 MW
pilot line of this contract could achieve a cell add-on cost of
$0.56 per peak watt. The selling cost of the cells from a full
scale 50 MW line would be consistent with the DOE module cost
goal of $0.70 per peak watt.
( D
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s1.0 INTRODUCTION
The purpose of the MEPSDU program was to demonstrate the
technical readiness of a cost-effective process sequence that
has the potential to produce flat-plate photovoltaic modules
which meet the 1966 price goal of less than $.70 per peak watt.
To achieve this goal, Solarex was to design, develop and
fabricate a Module Experimental Process System Development Unit
(MEPSDU) and to utilize the unit to produce a quantity of
modules using the proposed process sequence. This effort was to
include:
1. Design of a detailed cost effective process sequence.
2. Completion of a detail design of the MEPSDU.
3. Fabrication and assembly of the MEPSDU.
4. Preparation of a process instruction manual, including
in-line process control information.
5. Performance of a minimum of three technical
demonstrations which will include the production of
sufficient modules and production data to permit
validaticn of the contract goal.
1
i
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6. Performance of a cost analysis of the process
sequence, including a study of the cost impact and
changes required in the MEPSDU to allow the use of
different types of input material.
Due to DOE budgetary cutbacks and change in emphasis of
their	 efforts,	 the MEPSDU program was discontinued before
completion.	 At the time of the stop work order (February 23,
1982) considerable progress had been made in the areas of:
1. Design of a detailed cost effective process sequence.
2. Completion of a detail design of the MEPSDU.
6.	 Performance of a cost analysis of the process sequence.
This report is to summarize the technical accomplishments
of the MEPSDU effort and to present the preliminary cost
analysis ptLLurmed during the effort. The process sequence that
was developed for the MEPSDU program is shown in Figure 1. This
process sequence includes the following features:
•	 Semicrystalline silicon (10 cm x 10 cm) as the silicon
input material.
•	 Spray-on dcpant diffusion source.
2
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GENERAL PROCESS
DESCRIPTION
(FINAL)
FIGURE 1
/ INCOMING N.
MATERIAL
EMICRYSTALLIN
10 CM X 10 CM
WAFER
l
SURFACE PREPARLATION
NaOH ETCH
FRONT JUNCTION FORMATION
SPRAY —ON DOPANT
AND BELT DIFFUSION
BACK JUNCTION FORMATION
AL PASTE
BELT FIRE
GLASS BEAD
BACK CLEAN—UP
AR COATINC
SPRAY—ON
METALLIZATION
NEGATIVE SCREEN PRINT
ELECTROIESS NI PLATE
ULTRASONIC LIFT—OFF
EDGE
ION MILLING
WAVE SOLDER
FRONTS
CELL
TEST
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•	 Belt diffusion.
•	 Al paste BSF formation.
•	 Glass bead back clean-up.
•	 Spray-on AR coating.
•	 Electroless Ni plate-solder metallization.
•	 Edging - Ion Milling.
This process sequence evolved during the course of the
program. The four most significant developments were:
1. AR Coating - A new technique involving the spraying of
pure titanium isopropoxide onto heated wafers resulted
in a significant improvement in AR coating uniformity
especially for less smooth surfaces. This technique
should be less expensive than previous spray methods
because the use of solvents has been eliminated.
2. Glass Bead Back Clean-Up - The use of glass bead back
clean-up not only eliminated the need for costly
chemicals, but also allows the Al to serve as the
•	 prime current carrier on the back of the cell, saving
4
510^7
the cost of having to apply additional metal (such as
solder) to provide for current collection.
3.	 Wave-Soldering - Using wave-soldering to apply the
front pattern solder allo4s more control of the
process, reduces the amount of solder utilized and
makes the solder step more adaptable to automation.
4.	 Ion Milling - Stacking
milling the edges prop
isolation	 technique.
should be negligible
diffusion masking or
entirely.
several hundred wafers and ion
rises to be a very useful edge
Materials usage and breakage
and the need for elaborate
edge following	 is eliminated
I rd
is
A cost estimate has been completed for the 6.6 MW per year
automated MEPSDU cell pilot line. Module costs were not
included because effort in this area was halted in September,
1961 due to preliminary budget cutbacks.
	 There was no attempt
to estimate wafer cost because this effort is the subject of
numerous other programs.	 This cost analysis led to a projected
cell add-on cost of $0.56 per peak watt.
	 The full scale 50 MW
per year production line analysis was not completed before
termination of that effort. However the pilot line cost add-on
for a near term technology indicates significant improvement
over present processes, with a high likelihood of beinq able to
I i
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achieve the final goal of $0.70 per peak watt module cost.
Section 2.0 presents the preliminary process sequence and
the reasoning behind its selection. It also includes a
discussion of developments during the program and how they led
to the present process sequence.	 Section 3.0 describes the
experiments conducted during the program.
	 Section 4.0 describes
the equipment requirements for the MEPSDU pilot line. 	 Section
5.0 gives the details of the Cost Analysis.	 Finally Section 6.0
contains	 conclusions	 and	 recommendations	 concerning	 the
technology developed during this program.
6
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2.0 PROCESS DESCRIPTION
2.1 Preliminary Process Sequence
The preliminary process sequence as it was presented in the
First Quarterly Report (1) is shown in Figure 2.
In selecting this process sequence, we emphasized the
following considerations;
•	 Economics.
•	 Stacus of verification.
•	 Availability of equipment for automation.
•	 Ease of integrating individual processes.
•	 Compatibility with the selected input material and a
variety of other alternative silicon sheet materials.
A preliminary cost analysis was performed resulting in an
estimated module price of $0.691 per peak Watt in 1980 dollars,
iwithin the goal of the program.
6
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PRELIMINARY PROCESS
DESCRIPTION
FIGURE 2
INCOMING
MATERIA L
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10 CM X 10 CM
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SURFACE PBL,A FIAT ION
NaOH ETCH
FRONT JUNCTION FORMATION
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AND BELT DIFFUSION
BACK JUNCTION FORIMATION
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BELT FIRE
AR COAT ING
SPRAY-ON
METALLIZ ATION
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LASER SCRIBE
CELL
TEST
TAB AND STRING
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CONTACTS
ENCAPSULATE MODULE
LAMINATED EVA
ON GLASS
MODULE
TEST
S?iIP
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This preliminary process sequence was made up of process
steps that had each been verified separately. This process
sequence had not been verified as a unified process using the
starting material proposed. The initial program efforts were to
verify the process sequence utilizing semicrystalline silicon.
Duriny this phase it was discovered that several steps were not
compatible - , ith the general process sequence and module design.
In addition several new technologies were investigated that led
to significant improvements in performance and/or cost. This
led to changes in the sequence reflected in the following
discussions.
2.2 Incoming Material
Semicrystalline 10 cm x 10 cm wafers were chosen as the
input material for our MEPSDU because:
•	 The material is available for use now.
•	 It	 is	 closely	 related	 to	 other	 advanced	 sheet
materials presently in the development stage.
•	 Analyses indicate that it can be produced for a cost
within the $.70/Watt goal. 	 Wafer ^osts as low as
30.64/Watt have been calculated (2).
4i
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r• solarex has sufficient experience with the processing
of this material to understand its behavior through
the various process steps.
The semicrystalline	 wafers
	 are p-type silicon with a
resistivity between 0.5 and 10 Q-cm.
	 The wafers will have a
thickness varying from .012 in. to 0.016 cm. The corners are
cropped to reduce breakage and allow for ir,proved automatic
handling.
2.3 Detailed Module Design
The module cross-section is shown in Figure 3.
	 The
components are described below.
A glass superstrate was selected because it:
•	 Filters out UV.
•	 Withstands oxidants, stains, etc.
•	 Withstands the effects of rain, wind and hail.
•	 Is readily cleanable.
•	 serves as both a protective cover and structural
support.
10
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'.,	 •	 Is utilized extensively in the photovoltaic industry.
E	 •	 Is compatible with the process and the other materials
in the modul`.
We considered a variety of glasses, including tempered and
annealed, 1/8 in. and 3/16 in. thick and a variety of iron
contents:	 Sunadex (0.01% Fe), Solatex (0.05% Fe) and soda lime
(0.2% Fe).	 A cost analysis indicated that for low cost modules
(Less than $2.00 per watt) soda lime glass is more economic than
tempered low iron glass. However questions concerning the
mechanical strength of the soda lime glass lead to our selection
of 1/8 in. thick tempered glass as our baseline.
Ethylene	 vinyl	 acetate	 (EVA)	 was	 chosen	 as	 the
encapsulant.	 Its main advantages are its low cost and ease of
use in the lamination process.	 EVA has the following required
properties:
•
	
	 It does not degrade under UV exposure when protected
by glass and the appropriate additives.
•	 It	 can	 withstand	 the	 necessary	 thermal
	 cycling
conditions.
•	 It can mechanically protect the solar cells.
12
^ 1
41
•
	
	 It and its processing are compatible with the other
materials in the module.
•	 It is utilized by a number of PV manufacturers.
Its	 behavior	 and
	 environmental
	 stability
	 have	 been
well	 characterized	 (3).
i
We	 used	 two	 sheets	 of	 0.018	 in.	 thick	 EVA	 between	 the	 glass
and	 the	 cells	 and	 one	 sheet	 of	 0.018	 in.	 thick	 EVA	 behind	 the
cells.
Craneglass was	 included
	 in the module because
	 it:
•	 Aids	 in the	 removal
	 of	 bubbles during	 lamination.
•	 Imprcves	 the	 electrical	 insolation of
	
the module.
•	 Lessens cell movement during
	 lamination.
•	 Results	 in a smoother module back.
The	 very	 low	 cost
	 of	 the	 Craneglass	 makes	 its	 use	 feasible
wherever	 needed.
hr
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Linear	 low	 density	 polyethylene	 film	 was	 recommended
	
as	 the
vapor	 barrier	 because	 it:
13
s^';	 •	 Has a low value of permeabilty to water vapor.
•	 Is tough and puncture resistant.
•
	
	
Has	 demonstrated	 a	 long	 lifetime	 in	 outdoor
applications (up to 3U years).
•	 Has sufficient dielectric strength to meet all codes.
•	 Is compatible with the processes and other materials.
•	 Has a very low cost.
A 0.00E in. thick black polyethylene film made with minimum
memory was utilized.
iI
The electrical output of the module was accomplished by use
of a solarlok connector designed specifically for photovoltaic
modules.	 The	 ease	 of	 installation,	 the	 ease	 of	 module
interconnection	 in the field, and the low cost make this
connector ideal for the MEPSDU module.
Rather than providing the module with a frame, we sealed
and protected the edge of the module with a gasket. The gasket
can save the cost of the integral frame and can be attached in
the field as cost effectively as a hard frame.
14
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The	 module	 utilizes	 seventy	 two	 10	 cm	 x	 10	 cm
semicrystalline cells.	 Their electrical configuration is two
cells in parallel with thirty six in series. 	 The module is
approximately 67.5 cm x 126.5 cm or 26.6 in, x 49.6 in.
	 This
size is large enough for economic production but small enough to
t
be handled both in production and during installation.
The preliminary module design called for using six series
strings of twelve cells each running along the four foot
dimension of the module as shown in Figure 4.
	 In this design
the	 incorporation of	 internal byFzss diodes could only be
accomplished by running wires the length of the module. 	 The	 I
additional cost and danger of shunting to these diode wires led
to a redesign of the module lay-out. The new design is shown in
Figure 5.	 The cells are now connected in six cell series
strings along the two foot length. 	 The diode tabs now span the
short region between bus bars.
The electrical schematic of the module is shown in Figure
6. A complete drawing package was prepared for this module.
2.4 Detailed Process Descriptions
^- The following subsections describe each process step in
detail including a description of the process, rationale for its
selection, recommended changes in the process and the reason for
such recommendations.
•+	 r
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Surface Preparation
Work damage is removed from the wafers by etching
in a solution of sodium hydroxide. Texturing and
grain boundary steps can be minimized by using a high
concentration (30% by weight NaOH in water), high
temperature	 (1200C)	 and	 short
	 etch	 times
(approximately two minutes). 	 Due to high activity of
the etch, a precleaning step is not necessary.
The process sequence for surface preparation is
shown in Figure 7. After the etch itself, the wafers
are rinsed in water, neutralized with hydrochlorine
acid (HC1:H2O), 1:1), rinsed in deionized water and
dried.
Sodium hydroxide etching was chosen mainly on the
basis of economy. The alternates investigated were:
•
	
	 Acid etching, which has too high a materials
cost, and
w
	
	 Plasma etching, which has too high a capital
equipment cost.
19
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FIGURE 7
SURFACE PREPARATION
ETCH
30% NaOH
110-120°C
I WATER RINSE
NEUTRALIZE
50% HC1
I WATER RINSE I
I DRY I
POT CHECK
THICKNESS
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2.4.2
Sodium hydroxide etching is utilized extensively
in production at Solarex. in addition, it has been
verified by a number of contractors, including Solarex
(4), Sensor Technology (5) and Lockheed (6).
No changes were made in this process sequence
during the program.	 Care must be made that all work
damage	 is	 removed	 without	 overtexturizing	 the
surface.	 Additionally equipment design must take into
account the violent reaction occurring during the etch.
Front Junction Formation
A water base solution (phophorosilica film),
available commercially from Emulsitone Corporation,
has been formulated specially For spray-on application
in	 the	 processing	 of	 solar	 cells.	 The	 process
sequence is shown in Figure 8.
	
once the wafers are
sprayed,	 they	 are	 dried	 at	 a	 low	 temperature
(100-150 0C) for about Twelve minutes. Diffusion is
performed in a belt furnace at 890 0C for ten minutes
in an air ambient, resulting in a sheet resistance of
approximately 40Q /O.
^'	 I
If .
Spin-or, and spray-on diffusion has been verified
E^
	
respectively by Spectrolab (7), Sensor Technology (8)
r
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FIGURE 8
FRONT JUNCTION
FORMATION
SPRAY ON DOPANT
(WATER BASE)
DRY SPRAY
100-150°C
DIFFUSE
890°C
AIR
SPOT CHECK
SHEET RESISTANCE
1 ALL ON BELTS 1
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and the manufacturer.	 The resultant diffusion oxides
are readily removed as long as the diffusion is
performed in the presence of oxygen. 	 Belt diffusion
has been verified by Solarex (9) and :s used on a
`	
daily basis at Solarex.
The alternative front junction processes studied
were:
I
•	 Gaseous	 diffusion,	 which	 is	 somewhat	 more
expensive	 and	 requires	 extenj ive	 equipment
clean-up without any performance advantages.
Ion	 implantatior.,	 which	 requires	 expensive
equipment without a.iy performance advantages.
Spray doping worked well at times resulting in
cells equivalent to gaseous diffused cells (1,10), as
described in Section 3. However this material appears
to have a short and inconsistent shelf life.
The shelf life problem manifests itself in the
reduced ability of the dopant to wet the surface of
the wafers.	 At that time the material begins to smell
of	 acetic acid.	 A proposed hypothesis for this
degeneration is an attack by the phosphoric acid on
I	
9
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the	 acetate	 groups	 which	 remain	 on	 the
polyvinylalcohol	 from	 its	 original	 manufacture by
hydrolysis	 (typically
	 incomplete)
	 of	 polyvinyl
acetate. This attack of the acetate groups would
produce acetic acid with its characteristic smell and
a change in the wetting characteristics of the polymer.
The dopant material is clearl y not ready for
utilization in full scale production. Because of the
advantages of this process and the lack of any low
cost alternative we retained spray-on doping in the
final process sequence, with the understanding that
either a more stable material must be developed or the
dopant must be prepared on site as needed.
2.4.3	 Back Junction Formation
We elected to utilize screen-printed aluminum
paste	 for	 BSF	 formation.	 Figure	 9	 shows	 the
preliminary process sequence.
	 A layer of Englehard
A3484 aluminum paste is screened onto the back of the
wafer. The wafers are then transferred to a belt
furnace where the paste is first dried at a low
temperature (150 to 250 0C) and then fired at a high
temperature (850 0C) for a short time (less than one
minute).
24
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The Al paste BSF process was chosen because.
•	 It	 is consistent with the production of
high-efficiency solar cells (11,12).
•
	
	
It is tolerant of variations in the incoming
silicon resistivity.
•
	
	
The required equipment is available and is
consistent with volume processing.
•
	
	
It is utilized extensively in production at
Solarex.
The preliminary back clean-up process utilized an
etch in hot HC1 to remove the unalloyed Al.
After back clean-up, the wafers are etched in
aqueous HF to remove oxides from both sides of the
wafer. Finally, the wafers are rinsed and dried.
While the Al BSF formation process itself is an
efficient and economic process the HC1 clean-up
process had several disadvantages:
26
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• Warm HC1 (60 0C) degrades rapidly meaning that you
either continually replace HC1 or perform the
etch at a lower temperature where the reaction is
much slower.
•
	
	
The amount of HC1 utilized adds a significant
cost.
• Using the HC1 etch means that all of the Al is
taken off the cell although only the firing
residue really must be removed.
An economic problem related to the sack clean-up
question was that of utilizing solder on both sides of
the cell. The typical procedure would be to fire the
Al paste, etch off all of the excess Al in HC1, Ni
Fiate and then solder dip the whole back. The cost of
covering the whole back of the cell with solder is
estimated to be greater than $0.10 per 10 cm x 10 cm
cell which is not consistent with the $0.70 per peak
watt price goals. Any back metallization process must
then provide for sufficient back conductivity without
applying solder over the whole back of the cell.
During this program we developed a new process
sequence utilizing glass bead clean-up of the Al paste
- -
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residue leaving the bilik of the conducting Al in
place. This Al can then provide the needed back
metallization conductivity without addition of more
metal,	 i.e.,	 solder.	 The backs will still be Ni
plated	 to	 allow	 them	 to	 be	 interconnected
	 by
soldering.	 However, no additional solder need then be
added to the backs.
	 The final Back Junction Formation
Process Sequence is shown in Figure 10.
one additional change in th
been the substitution of a fumic
diffusion oxide rather than the
fumic HF step was more adaptable
easier to control to assure
diffusion oxides.
e clean-up process has
HF etch to remove the
aqueous HF etch. The
to automation and was
complete removal of
2.4.4	 AR coating and Grid Pattern Definition
We selected a spray-on technique for applying the
AR coating.	 The preliminary process sequence is shown
in Figure 11.
	 The %,3fers are sprayed with a titanium
isopropoxide solution consisting of (13,14):
8.3%	 Titanium Isopropoxide
25`k	 Butyl Acetate
33%	 2 Ethyl 1 Hexanol
33i	 Isopropyl Alcohol
28
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FIGURE 10
BACK JUNCTION
FORMATION
SCREEN PRINT Al PASTE
DRY PASTE
150 TO 250°C
(BELT)
FIRE PASTE 850-C
(LESS THAN 1 MIN.)
(BELT)
CLASS BEAD
BACK CLEAN-UP
OXIDE REMOVAL 
iFUMIC HF ETCH
I WATER RINSE I
DRY
29
SPOT CHECK
PASTE
THICKNESS
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FIGURE 11
PRELIMINARY
AR COATING
AND
GRID PATTERN
SPRAY ON
TITANIUM ISOPROPDXIDE
SOLUTION
SINTER
4000C
(BELT)
ISCREEN ON RESIST INKI
ETCH OFF AR
FROM GRID PATTERN
IN FUMIC HF
1 RINSE I
10V
The wafers are then transferred to a belt where
the solution is dried at 125 0C and then sintered at
4500C.
We	 elected	 to apply
	 the AR coating before
metallization	 because	 it	 simpl if ies	 the	 spraying
process, protects the areas of the silicon surface
that are not metallized, and can be sintered at high
temperature without danger of metal penetration
through the junction.
Other AR coating techniques evaluated were:
•	 Vacuum	 evaporation,	 which	 requires	 high
capital
	 equipment	 costs	 and	 has	 a	 low
throuqhput
•	 Spin-on, which is not well suited to large
square wafers
•	 Dipping, which is better suited for long,
narrow cells, and
•	 CVD, which has high capital equipment costs
and a low throughput.
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This AR coating technique worked well for single
crystal wafers, but the more textured semicrystalline
wafers	 were	 not	 uniformly	 coated.	 Attempts	 at
utilizing	 a	 prespray	 treatment	 were	 unsuccessful.
However we found that spraying just the titanium
isopropoxide onto heated wafers (400 to 4100C)
resulted in extremely uniform AR coatings with an
index of refraction of 2.1 to 2.2, as expected for
TiOx AR coatings.	 This led to the use of the revised
process sequence shown in Figure 12. More details of
the process procedure and verification of its results
are given in Reference 15 and Section 3 of this report.
After AR coating the wafers have resist screened
on the fronts, leaving the area to be metallized
uncovered.
	 The resist is cured per manufacturers
specifications.	 The AR coating is then removed from
the pattern by etching in the fumes created by fumic
HF.	 Finally, the wafers are rinsed in deionized water.
Screen	 printing	 was	 chosen	 because
	 it	 is
compatible with electroless nickel plating and with
the available equipment.
	 It is one of the least
expensive techniques available for placing a resist on
a surface in a defined pattern.
	 It has been utilized
in solar cell manufacture for a number of years.
V (^
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FINAL AR COATING
AND GRID PATTERN
HEAT WAFERS
ON BELT TO
405° C
Ir
SPRAY
TITANIUM ISOPROPDXIDE
ONTO
HOT WAFERS
SCREEN ON RESIST INK
if
ETCH OFF AR
FROM GRID PATTERN
IN FUMIC HF
RINSE
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Metallization
Metallization is the major cost driver in the
cell process sequence. If one excludes the input
silicon material cost then metallization accounts for
more than 60% of the cell add-on cost in today's
technology.
A number of alternate metallization techniques
were considered, including:
•	 Screen-Printed Contacts -- These systems suffer
from high cost of materials (^.;ilver), lower
conductivity of the screen-printed material and
their limited thickness.
•	 Copper Plating - There is insufficient evidence
that	 copper	 can withstand	 the	 environmental
stresses.
•
	
	
Aluminum - This system has not been verified and
a cost effective deposition technique has not
been ideAt if ied .
0	 Electroless-Nickel	 with	 Solder	 Dipping	 -
Electroless nickel is a low cost process as long
34
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as complicated (and expensive) pretreatments are not
required. Solder is not a particularly inexpensive
material in terms of conductivity required, but if the
solder is only placed where it is needed it can be a
cost effective metallization technique.
Solarex has	 had extensive experience with
electroless nickel-solder contact systems	 and has
verified the process sequence and investigated its
environmental stability (16). Based on this
background we selected the electroless nickel-solder
contact system shown in Figure 13. 	 The cells go
directly	 from	 the	 water	 rinse	 into	 the	 Halma
electroless nickel plating bath for seven minutes.
The cells are then rinsed and dried. 	 The resist is
removed from the cell by an organic solvent.	 The
cells are then fluxed, soldered, rinsed and dried. In
this initial process sequence it was clear that the
cost goals could not be met if the soldering had to be
done by individual dipping of cells and if solder
coated the entire back of the cell.
	 Both of these
problems	 were
	 alleviated	 by	 switching	 the	 back
clean-up process to leave the excess Al and then, only
wave-soldering the fronts.	 The final metallization
process sequence is shown in Figure 14.
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FIGURE 13
INITIAL METALLIZATION
PROCESS SEQUENCE
ELECT ROLESS NI PLATE I
RINSE
DRY
REMOVE RESIST
(VAPOR DEGREASER)
SOLDER FLUX
WAVE SOLDER
PERIODIC
SPOT CHECK OF
NI THICKNESS AND
REMOVAL OF RESIS
RINSE
DRY
PERIODIC
SPOT CHECK OF
SOLDER THICKNESS
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FIGURE 14
FINAL METALLIZATION
PROCESS SEQUENCE
ELECTROLESS NI PLATE
RINSE
DRY
REMOVE. RESIST
(ULTRASONIC)
SOLDER FLUX	 I
WAVE SOLDER FRONTS
'	 PERIODIC
SPOT CHECK OF
NI THICKNESS AND
,REMOVAL OF RESIS
RINSE
DRY
PERIODIC
SPOT CHECK OF
140
	 SOLDER THICKNESS
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2.4.5	 Edging
Solarex	 originally	 elected	 to	 use	 a	 laser
scribing system for edging. The cells are unloaded
from cassettes, scribed and reloaded into cassettes.
The scribed line width is about 0.001 in. with a depth
penetration of 0.001 in. The distance between the
edge and the laser scribe was to be a minimum of 0.010
in.
The original alternatives considered for edging
were:
• Mechanical abrasion, which tends to produce
damaged areas that serve as shunting paths or as
sources for future breakage.
•
	
	
Etching, which requires complicated and expensive
masking of the junction.
Laser	 scribing	 had	 been	 verified	 by	 Sensor
Technology (17) and had been used at Solare- While
the technology does work there were complications
associated with our process sequence.
38
The standard negative s ,„reen printing technique
ve use results in a halo of metal at the edges of the
:ell. Laser scriL,ing a halo on such a cell requires
:hat the scribe line always be ins.,de of the halo,
-esulting in significant loss of active cell area.	 In
addition, there is a high likelihood that the front
,n + )	 interconnect	 can	 come	 in contact with	 this
Metallized halo. This would result in shorting of the
cell, since this halo is electrically connected to the
P+ back of the cell.
Four alternative edging techniques were evaluated as
described in Section 3.0. The results are given below:
1. Oxide Mask Edge - No economic material was
identified	 that	 could	 meet	 all	 of	 the
requirements.
2. Ion Milling - Preliminary experiments and the
cost analysis were very encouraging.
3. Laser	 Scribe Through	 the	 Silicon -	 Shunting
usually occurred.
4. Screen Print Resist Ink All the Way to the Edge
Contamination	 of	 the	 baseplate	 and	 screen
indicated that this technique would not work.
^w
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irex proposed to use a tabbing and stringing
to assemble the cell strings. The machine
would use solder reflow bonding to connect the cells
together.	 The interconnect material was solder plated
copper ribbon. Originally the cells were to be fluxed
in the areas to be soldered, but by changing the
soldering technique we were able to eliminate this
requirement.
The initial module design called for standard
over-under interconnection with only two pads per
cell, both on one edge. This design has no crack
tolerance, may have insufficient stress relief in the
high density package,	 and	 results	 in lower	 cell
efficiency	 because	 of	 the	 large	 travel
	
distance
required of carriers across the cell face.
	 To improve
the design, we elected to use a wraparound type of
contact as utilized on our Block IV modules (18).
	
For
MEPSDU we elected to use four pads on every cell as
40
results of this work was the selection of ion
as the preferred edging technique, although
erimental work is required to develop process
itions.
► nd Stringing
shown in Figure 15. Having four contacts on front and
back provides good crack tolerance and means that each
10 cm x 10 cm cell acts like four 5 cm x 5 cm cells,
resulting in higher efficiency. Having both
wraparound and in plane stress relief improves the
stress relief properties of the module. The design of
the interconnects are shown in Figure 16.
	 This one
piece wraparound interconnect minimizes equipment
complexity and cost, with material cost being well
within the cost goals.
Of course the use of wraparound contacts requires
insulating between the bottom of the cell and the
wrafaround piece.	 In Block IV this was accomplished
e
t
	
	 by using insulated interconnects.
	 However our cost
analysis indicated that insulated interconnects were
not consistent with the MEPSDU cost goals. 	 The most
economic technique was to apply an insulating
polyester tape with acrylic adhesive in two strips to
the back of the cell as shown in Figure 17.
The actual
	
process	 sequence	 for tabbing	 and
stringing cells	 depends	 on	 the
	 machine designed	 to
perform the	 function.	 Two	 machines have	 been
_ fabricated to	 perform	 this	 function,	 one by	 Kuliche
V
E^ and
	 Soffa Industries,	 Inc.	 (19)	 and	 the other	 by	 MB
41
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•	 Associates	 (20).	 During	 our	 MEPSDU program both
companies	 provided	 Solarex	 with	 preliminary	 flow	
1.1
diagrams	 for	 t abb inq	 and	 stringing	 the	 designed
module.	 Figure 18 shows the flow diagram prepared by
i Kul iche and Soffa.	 Figure 19 shows the flow diagram
for the MB Associates machine.
Duriny the MEPSDU program both Kuliche and Soffa
Industries and MB Associates were under subcontract to
Solarex	 for	 design	 of	 a	 tabbing	 and	 stringing
machine.	 The details of	 the preliminary machine
designs are given in Section 4.0.
2.4.8	 Module Encapsulation Procedure
The	 process	 flow	 sequence	 for	 module
encapsulation is shown in Figure 20. The glass must
be cleaned and primed before it can be used. The cell
string should be ready for use since we eliminated the
use of flux during soldering of interconnects. 	 The
other module materials are rolled out and cut to size.
Tihile a number of lamination/curing cycles were
investigated during the program the one selected for
use was similar to the one recommended by Springborn
(3) except that the modules are not placed in the
V	 ►
45
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FIGURE 18
FLOW DIAGRAM OF
KULICKE AND SOFFA
	
INDUSTRIES, INC.	 CELLS IN CASSETTES	 FROM CELL TEST
TABBING AND
	
STRINGING MACHINE	 CASSETTE UNLOAD
I	 ALIGN CELL
	
APPLY INSULATION	 INSULATING TAPE
TO CELL BACK
APPLY FLUX
TO CELL FRONT
	
BOND INTERCONNECT	 STAMPED
ow
	
TO FRONT PADS	 INTERCONNECT
INVERT CELL
FOLD INTERCONNECT
TRANSFER TO
STRING CONVEYOR
APPLY FLUX
TO CELL BACK
BOND SERIES
INTERCONNECT
PLACE STRINGS
IN ARRAY
	
BUS BAR BONDS	 i-o	 BUS BARS
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FIGURE 19
d
FLOW DIF.GRAM OF
MB ASSOCIATES
TABBING AND
STRINGING MACHINE
CELLS IN CASSET'T'ES	 FROM CELL TEST
CASSETTE UNLOAD
!	 ALIGN CEIL
APPLY INSULATION
	
INSULATING TAPE
TO CELL BACK	 F
BOND FRONT INTERCONNECT	 STA.XPED
AND	 INTERCONNECT
FOLD INTERCONNECT
PLACE CELL INVERTED
INTO MODULE POSITION
AND
BOND INTERCONNECTS TO
BACK OF CELLS
PLACE BUS BARS INTO jt----- 	 BUS BARS
POSITION AND BOND
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FIGURE 20
MODULE ENCAPSULATION
CELL STRINGS	 I	 GLASS
	
CUT E'/A,	 ISTEAM CLEAN
CRANE GLASS
AND	 DRY
POLYETHYLENE
	
TO SIZE	 PRIME
LAY-UP MODULE I
LAMINATE	
-	
SPOT CHECK
140-150 0C	 DEGREE OF
INSTALL CONNECTORS	 CURE OF EVA
ANL GASKET
TEST MODULE	 I
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laminator nor removed at room temperature, but rather
at an elevated temperature below the melting point of
the EVA. Using a vacuum system with two chambers
separated by a diaphragm the process sequence is:
•	 Evacuate the entire assembly for 5-10 minutes.
•	 Bleed air into the top chamber until it reaches
approximately 3/4 of an atmosphere.
•	 Heat the module to 150 0C as fast as possible.
•	 Cure for ten minutes at 1500C.
•	 Turn off heat.
•	 Release vacuum.
•	 Remove module. i
r
I
This	 procedure
	 was	 successfully employed
	 to
I
laminate	 our	 Block	 IV	 modules	 that	 passed JPL
	
Block	 IV
environmental
	
tests.	 It	 should	 be	 noted that	 laryer
I
I
modules	 and	 larger	 cells	 are
	 subjected
	 to large	 forces
during	 lamination.
	 Care	 must	 be	 taken to	 apply	 the
i lamination topressure	 evenly	 and	 slowly prevent
49
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)reakage and/or movement of cells. 	 Larger modules
also requi r e more care to assure that all bubbles are
'emoved
	
and	 that	 the entire	 package	 gets	 cured
sufficiently, especially around the edges.
The final steps in module manufacture is to
attached the Amp connectors and the gasket.
2.4.9	 Test Systems
Every solar cell and
tested under illuminated cc
curve to provide a measure
voltage and to provide data
The indivi,aual test systems
4.0.
every module should be
)nditions to draw an IV
of power at the design
for statistical analys!s.
are described in Section
2.5 Final Process Sequence
Th y final process sequence is diagrammed in Figure 1. The
significant changes between this and the preliminary process
sequence shown in Figure 2 are:
1.	 Use of
	
ion milling rather than laser scribing for
edging.
50
12. Glass bead back clean-up rattier than `iC1 etch.
3. Wave solder on tt:e front rather than solder dipping.
4. Hot spray AR coating rather than spraying at room
temperature with subsequent firing.
PO
W
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3.0 TECHNICAL DISCUSSION
The following sections describe the experiments performed
during the prcgram including a summary of the results and the
impact of these results on process and/or equipment design.
Detailed perfor:i;ance measurements were presented in the various
quarterly reports (see particularly Quarterly Reports 2, 3 and 4
- References 10, 15, 21).
3.1 Front Junction Formation
The	 initial	 experiments	 were designed to verify that
sprayed Emulsitone Phosphorofilm for solar cells could serve as
a dopant source for solar cell fabrication.	 Single crystal
wafers were sprayed with the phosphorofilm using both an air
brush and an Advanced Concepts spray system.
	 Wafers were
diffused in a quartz diffusion tube.	 Those diffused in a helium
atmosphere or with no gas flow in the tube developed a diffusion
oxide that was impossible to remove.	 Oxygen or air flow is
required for diffusion with the phosphorofilm.
	 Diffusion with
oxygen
	 flow at	 910 0C	 for	 ten minutes	 resulted	 in sheet
resistance between 30 and 50 ohm/square depending on the spray
conditions. Processing of 2 cm x 2 cm cells using a standard
space cell process (22) - TiPdAg contacts and Ta2O5 AR coating -
resulted in cells with greater than 15% efficiency at 25 0C using
the AM1 spectrum.
	 This efficiency is consistent with the
r
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{ 	 results obtained using gaseous diffusion (23).	 These initial
k 7
experiments convinced us that the phosphorofilm can yield
results as good as those obtained for gaseous diffusion.
The next set of experiments were designed to evaluate the
use of the spray dopant on semicrystalline silicon. Results
showed that gaseous and spray doped cells had comparable
efficiencies. With a tube diffusion process of 910 0C for ten
minutes the semicrystalline wafers produced standard space cell
2 x 2 cm cells with Aril efficiencies varying from 9 to 12.5%.
It was clear 'chat 910 0C was too high a diffusion
temperature so a set of experiments were run to optimize the
diffusion temperature under the sheet resistance constraints
imposed by the nickel plating.	 Diffusion temperatures between
870 and 910 0C were examined.	 Both 2 cm x 2 cm space cells and
10 cm x 10 cm Ni-solder metallized cells were fabricated. Cell
efficiency increased significantly for diffusion temperatures
below 910 0C but the result saturated with little change between
880 and 870 0C. Since the nickel plating process appears to
require a sheet resistance of 50 Q/0 or less a diffusion
temperature of 890 0C was selected with the understanding that
this temperature will result in about 5% less current and power
than could be obt-fined by using a somewhat lower diffusion
temperature and subsequent higher sheet resistance.
r
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The next step was to evaluate the use of a belt furnace for
diffusion rather than the quartz diffusion tube. A11
experiments were performed using just the air flow obtained by
the ventilating system. The initial results showed tube
diffusion to produce a full percentage point higher efficiency
than belt diffusion for both single crystal and semicrystalline
silicon.	 Subsequent	 changes	 in	 the	 belt	 profile	 led	 to
improvements in the belt diffused samples. 	 Optimizing the belt
diffusion for semicrystalline silicon resulted in the
semicrystalline 10 x 10 cm cells having higher efficiency than
the co-processed 3" round single crystal controls.
The highest average efficiency obtained for 10 cm x 10 cm
semicrystalline cells with Ni-solder metallization was about 9%
AM1. Further optimization of the belt diffusion process was
underway when the effort was terminated.
while the Emulsitone Phosphorofilm spray dopant did prove
to yield cells as efficient as those produced by gaseous
diffusion, we have had problems with its reliability. Its chief
problem is the short shelf life beyond which it does not
adequately wet the surface of the wafers.
Analysis of both old and new lots of dopant indicate that
the polymer (poly) vinyl alcohol is undergoing decomposition in
the acidic solution.	 The (poly) vinyl alcohol is produced by
54
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samples
in old
rate cor
variable
life for
show the presence
samples, but only
istant of the above
since some batches
up to six months,
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hydrolysis of (poly) vinyl acetate. Hydrolysis is typically
incomplete, leaving acetate groups in place on the carbon chain,
which then react with acid (H + ) to generate acetic acid:
(-CH-CH2-CH-CH2-CH-CH2 -)n + H + K1\ ( - CH-CHI-CH-CH2-CH2-CH2
-)n
as
OH	 OH	 0	 H3PO4	 OH	 OH
C-0
CH3
Titration curves on old and nee
of acetic acid and phosphoric acid
phosphoric acid in new samples. The
reaction (k l ) is unknown, but may be
of dopant maintained a useful shelf
while others degraded within a month.
The problem of a short shelf life is a serious one. It
indicates that further work is necessary to find a more stable
material or possibly to develop the capability to prepare the
dopant solution on-site as needed.
3.2 Back Junction Formation
The initial experiments were designed to determine the
optimum screening
	 parameters	 for	 the Al paste.	 We used
55
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Enylehard Al	 Ink	 #A-3484,	 3	 inch Cz wafers	 (1-2 S2-cm),	 a
diffusion process that resulted in a 80-120 Q/p diffused sheet
resistance,	 a standard TiPdAg metallization, an 850 0C alloy
temperature, and a 20 second alloy time.
	 This is a process
developed for high efficiency thin cells (12). All other
screening parameters except the screen size were held constant,
including an 80 mil snap-off point and a medium screen speed.
The resultant cells were evaluated indicating little change in
C
current as a function of screen size, but significant
improvement in open circuit voltage and fill factor as the
screen mesh was decreased from 250 to 100. However using an 60
mesh screen resulted in very poor performance.
This experiment was repeated for 150, 100 and 80 mesh
screens, but using both 20 and 30 second alloy times. The best
results were obtained for 100 mesh with 20 second fire and 80
mesh with 30 second fire with each giving comparable results.
It is clear that the highest voltage and efficiency (the best
BSF) is created using the largest screen opening possible within
the constraints of cost of the paste and breakage of the wafers
due to warping. Thicker pastes must be alloyed for longer times
to achieve the same degree of alloying as thinner pastes. These
results led us to select a 100 mesh screen as baseline for the
MEPSDU process. When we switched to this from our baseline 156
mesh used for thin cells (24) we saw immediate improvements in
cell performance mostly associated with increased open circuit
voltage.
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The second set of back junction experiments was designed to
compare tube alloy with infrared belt alloy and with convection
belt alloy. The infrared belt yielded the best cell
performance, with tube nearly equivalent and convection belt
much worse. It should be noted that the profile for the
infrared belt and tube have been optimized for semicrystalline
silicon while the convection belt was optimized for single
crystal silicon.	 The infrared belt furnace seems ideally suited
for firing the Al paste to form a back surface field (BSF).
3.3 Back Clean-Up
3.3.1	 HC1 Etch
A standard procedure for back clean-up is to etch
in HC1. Etching in a bath of HC1 with subsequent
rinses is not particularly well suited to automated
production nor is it easy to provide the controls
necessary for high yield production. We therefore
decided to utilize an etch-rinse machine to accomplish
the etchiny and rinsing in one system with a well
controlled environment.
Experiments were conducted using an FSI 2120
Etch-Strip machine. The machine performed well, was
easy to program with sequences of operations, allowing
57
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easy	 process	 optimization,	 and	 possessed	 several
safety features which prevented operator access to the
sample chamber when acid was being sprayed. Based on
results obtained on lots of three to six cells, the
2120 could produce 150 visibly clean and dry 10 cm x
10 cm cells in a best time of 13.5 minutes. 	 This time
did not include an initial warm up period or the time
to load and unload cassettes.	 Sequential steps of HC1
etch, rinse, HF etch, rinse, and dry .were carried out
for	 the	 minimum	 time	 that	 still	 showed	 acid
neutralization.
Subsequent IR transmission tests however
indicated that even a five minute spin clean-up in HC1
was not sufficient to remove all of the residues.
After recleaning the wafers in hot DI water in an
ultrasonic bath, the Reflection plus Transmission
curve increased by two to three percent, showing that
after etch the samples had a significant residue and
therefore were not clean enough to make adequate solar
cells.
During these experiments, it was discovered that
the HC1 degraded rapidly, probably because of the
decreased HC1	 solubility	 at	 the	 iO oC	 temperature
used.	 This presented two problems:	 (a) Much fresh
HC1 must be added for each batch of cells, probably
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two liters/150 cells, and most of the used HC1 dumped,
and (b) Since so much warm fluid is dumped, there is
essentially an initial heat up delay of twenty minutes
each time a batch of cells is run, drastically
lowering throughput.
Lower	 HC1	 temperatures	 were	 tried,	 but	 the
reduced reactivity resulted in unacceptably long etch
cycles.	 The success of the glass-bead back clean-up
coupled with its advantage of retaining much of the
conductive	 aluminum	 on	 the	 cell	 back	 led	 to
abandonment of the HC1 back clean-up effort.
3.3.2	 Glass Beading
1	 The initial experiments were designed to prove
I
the feasibility of cleaning-up the Al paste residue
using g lass	 beading	 sand blasting with super fine9
iglass balls) so that the unreacted Al could serve as
t	 the principle current carrying component on the back
of the cell.	 Initial experiments removed the residue
until the back looked visually like clean aluminum.
If the cells were then immediately placed in the
1L	
nickel plating solution, no nickel would plate to the
aluminum.	 If	 however	 the	 back	 was	 subsequently
•^	 cleaned in fumic HF as would be required in the
59
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process sequence to remove the AR from the front, the
Ni did plate to the Al although the pull strengths
r
were unacceptably low.
Subsequent experiments used somewhat longer glass
beading times (still under one minute for a 100cm2
wafer).	 The results were excellent with good pull
strength uniformity. The average was 625 grams with a
minimum of 325 grams, all above our standard minimum
requirement.
Experiments were performed to compare HC1 back
clean-up cells with glass bead back clean-up cells,
using tape to mask the Ni on the back of the glass
beaded cells during soldering. The results on both
single and semicrystalline silicon were encouraging.
In all cases the glass bead cells had slightly higher
average efficiencies than the cells made with HC1 back
clean-up.
It should be noted that manual glass beading of
cell backs is not a high yield process. A great deal
of breakage occurred due to movement of the cells
during the process.	 Tooling to hold the cells in
place is a very important requirement. Such tooling
had only been designed on paper at the time the effort
was terminated.
r4l-)
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3.4 AR Coating
Preliminary experiments utilized a titanium isopropoxide
solution consisting of (13,14):
8.3%	 Titanium Isopropoxide
25%	 Butyl Acetate
33%	 2 Ethyl 1 Hexanol
33%	 Isopropyl Alcohol
Spraying onto polished single crystal wafers resulted in uniform
blue coatings with a thickness of 850 + 100 A with an index of
refraction between 2.1 and 2.2 consistent with previous reports
and with the requirements of the system. However when sprayed
onto NaOH etched semicrystalline silicon the resultant AR
coating was a gray color with a residual reflection in excess of
20% compared to the 7% obtained for single layer evaporated AR
coatings.
In an effort to improve the uniformity and therefore reduce
the reflection from the semicrystalline cells we attempted to
find an organic solvent that could be utilized in a pre-spray
step. The results are summarized below:
1.	 N-Butyl Acetate:	 Dried	 as	 the	 wafer	 was
sprayed.
th
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Dried	 as	 the	 wafer	 was
sprayed.
Alcohol:	 Dried	 as	 the	 wafer	 was
sprayed.
1 Hexanol:	 Boiling point	 too high.	 It
evaporated with the AR on top
of	 it,	 resulting	 in	 the
formation	 of	 pools	 with	 a
very uneven AR.
Had	 no	 effect	 on	 the
subsequent AR spray.
1-Butanol:
6. 1-Hexanol:	 Had	 no	 effect	 on	 the
subsequent AR spray.
7. Pentanol:	 Had	 no	 effect	 on	 the
subsequent AR spray.
8. 2-Ethoxethano).: 	 Resulted in a spotty surface.
9. 3-Methyl-l-Hexanol:	 used both as a prespray and
as	 a	 replacement	 for	 the
Butyl
	
Acetate	 resulting	 in
inconsistent AR coatings.
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Rather than continuing to look for a prespray treatment we
began to investigate the effect of deposition conditions on the
AR coating.	 It was found that if Titanium Isopropoxide is
sprayed directly on a heated wafer (400 to 500 0C) a uniform blue
color can be obtained.	 Placing the wafer on a hot plate at
400-500 0C and spraying the Titanium Isopropoxide with an air
brush resulted in reproducible uniform AR coatings. Figure 21
is a plot of Reflection plus Transmission as a function of
wavelength for one sample of semicrystalline Si sprayed in this
manner. This compares favorably with evaporated AR coatings.
An experiment was conducted in which 2 cm x 2 cm single
crystal cells with TiPdAg contacts were tested before AR
coating. Half the cells were then given a Ta2O5 evaporated AR
coating while the other half were AR coated using the new hot
spray technique.	 The sprayed group actually showed a larger
increase in peak power than the evaporated group due to a larger
increase in open circuit voltage for this group. 	 The current
increase	 for	 the	 evaporated	 group was marginally
	
greater
probably
	
due	 to	 non-uniformities	 for	 the	 sprayed	 samples
resulting from hand spraying. The use of an automated spray
machine for this process should result in uniform AR coatings at
least as good as single layer evaporated AR coatings.
The final set of AR coating experiments were to determine
the optimum time-temperature sequence for the process. 	 The
19,
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` temperature	 range	 investigated	 was	 280	 to	 425 0C	 fcr	 times
.^
varying
	
from	 5	 to	 90	 seconds.	 The	 conditions	 which	 produced	 an
acceptable	 AR	 coat	 were	 achieved	 within	 fairly	 narrow	 limits:
Temperature	 range	 -	 400.410 0C,	 with	 405 0 C	 optimum;	 time	 -	 45
second	 wafer	 preheat	 (with	 wafer	 in	 place	 on	 heated	 substrate)
followed	 by	 five	 second	 (approximate)	 spray	 time,	 with	 no
post-spray heating.
The	 most	 typical	 results	 of	 spraying	 at	 too	 low	 a
temperature	 and/or	 insufficient	 preheat	 time	 was	 the	 presence	 of
uneven	 and	 spotty	 second-order	 droplets	 interspersed	 with
variable-sized	 regions	 of	 first-order	 AR.	 The	 most	 typical
result
	 of	 spraying	 at	 too	 high	 a	 temperature	 and	 too	 much
preheat
	
time	 was	 a	 smooth,	 oxide	 which	 was	 partially	 or	 totally
impervious	 to	 removal	 in	 fumic HF.
3.5	 Resist	 Inks
One	 of	 the	 key	 features	 of	 the	 electroless	 nickel
	
plating
process
	 is	 identification	 of	 a	 resist	 ink	 that	 can	 meet	 the
technical	 and	 economic	 requirements.	 The	 resist	 ink	 must:
•	 Survive	 the HF etch to	 remove	 the AR coating.
•	 Survive	 the Ni	 plating	 bath.
.a
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•	 Be easily screenable with good resolution.
v ^:
•	 Not bleed into the areas to be plated.
•	 Be easily and quickly cured.
•	 Be easily and completely removed.
A number of resists were evaluated as described below.
•
	
	
Warnow Printed Circuit Resist PR1000 - Survives 30
seconds in fuming 70% HF but not two minutes in 48%
HF;	 not	 completely soluble	 in either toluene or
trichloroethylene so requires a vapor degreaser.
•	 Hilton-Davis Sup-R-Cryl 5-54-A-300 - Too fluid for
good
	 printing;	 not	 completely	 soluble	 in	 either
toluene or trichloroethylene.
•	 Chroma-Chem 844 - Too fluid for good printing.
•
	
	 Inmont RBH - Prints well, dries extremely quickly; all
wafers broken in plating bath due to thermal mismatch.
•
	
	 Universal Color Dispersions UCD 4800A - Excellent
printing, no visible breakdown of resist in plating
66
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solution; does not completely dissolve in acetone or
trichloroethylene.
• MacDermid Macu-Mask 9251 and 9454 - Good clear print;
does not break down in plating solution; is completely
removed by trichloroethylene (5 minutes ultrasonic);
undercut when AR coating is etched; pattern areas are
widened considerably.
• Homemade resists using solid Rhome and Hass Acryloids
A-21, B-44, B-48N and B-50 mixed in ethylene glycol
monobutyl ether acetate (Butyl Cellosolve) - Prints
well;	 withstands HF etch;	 is undercut by the Ni
plating solution.
• Homemade resist using solid Rhome and Hass Acryloids
B66 + B82 and blue dye LCB 2005 mixed in Butyl
Cellosolve - Prints well; withstands fumic HF etch; is
undercut by the Ni plating solution; at times can be
stripped by cold water while at other times is very
hard to remove.
• Colonial. Printing Resist ER-6028 and ER-6055 R.U. Blue
- Prints well and cures in 3 to 6 minutes; survives
best the etching and Ni plating of all the inks
tested;	 is	 removable	 in	 cold	 organic
	 solvents,
r,
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although	 residue	 can	 be	 a	 problem.	 Requires
ultrasonic agitation.
Colonial Resist Ink #ER6055 was selected for use. A number
of experiments were then conducted to develop a satisfactory
process sequence. The following observations were made:
• Colonial Resist withstands either 1:1 (24%) HF for
five minutes or fumic HF vapors (70% HF) for three
minutes without etching or undercutting.
•	 Colonial Resist withstands seven minutes in Halma
electroless nickel solution at 85 0C at pH 8.5.
•	 Resist removal .n a trichloroethylene bath for sixty
minutes using mild ultrasonic agitation is not
sufficient since a number of wafers exhibited low pull
strengths.
• Resist removal in consecutive trichloroethylene baths
for thirty minutes using mild ultrasonic agitation is
not sufficient since a number of wafers exhibited low
pull strengths.
•	 Resist removal in methylenechloride, trichloroethylene
and
	 1,1,2-trichloroethane 	 for	 seven	 minutes	 with
fi
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powerful	 ultrasonic	 agitation	 resulted	 in	 good
cleaning with no trace of residue.
The results showed that Colonial Resist #ER-6055 can meet
our requirements as long as adequate ultrasonic agitation is
provided.
3.6 Electroless Nickel Metallization
Solarex has reported on the properties of electroless
nickel metallization in detail (16). Based on this background
the MEPSDU effort was limited to evaluation of pull tests and
the influence of heat treatments, especially lamination time -
temperature cycles. The following observations were noted (1):
• Low pull strengths corresponded with both stains on
the silicon and low electrical performance of the
cells.
•
	
	 Long Ni plating times (greater than eight minutes)
resulted in reduced pull strengths.
•	 Short Ni plating times
	 (less than seven minutes)
I
	
	 resulted to good average pull strengths but much
greater scatter of the results.
r
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•	 Lack of complete removal of the resist is a main cause
of low pull strengths and poor contact continuity.
•
	
	 Use of a low temperature soldering iron (600 0F) is
required for connecting to Ni-solder contacts.
•
	
	
High pull strengths (greater than 700 grams average)
were obtained with few or no very low values when
plating,	 resist	 clean-up and	 soldering	 were well
controlled.
• Heat treatments of 150 0C for up to one hour had no
effect on pull strengths of the high pull strength
lots.
It is clear that proper control of sample cleanliness
including complete resist
	 removal,
	 nickel plating time and
soldering iron temperature are keys o getting good contact
adhesion. once this is achieved the cells will withstand the
lamination time/temperature cycle.
3.7 Wave Soldering
Wave soldering is a technique utilized extensively in the
printed circuit industry. Its application to photovoltaics was
hampered by the use of round wafers and the need to solder to
70
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both sides of the wafer. Our use of square semicrystalline
silicon and the development of a process sequence that requires
soldering only on the front of the cell made wave soldering a
viable option.
The initial experiments run at an 8 0 tilt angle at 50
inches per minute resulted in good solder coverage, but with
some balling along the grid lines. 	 Increasing the tilt angle to
9 0
 eliminated the balling. The use of different geometries both
before and after passing through the wave hes a significant
effect on the amount of solder on the different, metallizarion
pattern features, i.e., grid lines, bus bars, pads.
	 For each
pattern the best geometry will have to be determined.
Fluxing is an important parameter in determining uniformity
of solder coatings. 	 The use of a foam fluxer in line with the
wave	 solder	 machine	 resulted	 in	 improved	 solder	 coating
uniformity.
A number of trial runs comparing wave soldering with solder
dipping demonstrated at least equivalent yield and average
efficiency as obtained with solder dipping. However attempts to
wave solder both sides of cells resulted in poor contact
adhesion on the side soldered last.
i
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while the resu)'-s of wave soldering were preliminary they
were extremely encouraging. Solarex believes enough in the
technology to have purchased a new wave solder machine for
manufacturing.
3.6 Edging
A preliminary plan was to utilize a laser to scribe a
trench in the front of the cell to isolate the front and back
junctions.	 We had used this technique successfully on a
production line using semicrystalline silicon and TiPdAg
contacts applied by photolithography. When trying to adapt this
technique to Ni-solder contact cells we rare into difficulty with
shunting caused by the interconnects. 	 Negative screen printing
of resist ink leaves a rim of uncovered silicon around the
perimeter of the cell. Attempts to eliminate the perimeter ring
were unsuccessful since screening over the edge results in
contamination of the chuck plate and excess wear of the
screens.	 Since this perimeter is bare silicon, it Ni plates and
becomes coated with solder.	 This leaves a bead of metal around
the perimeter of the cell.	 When we laser trench, it must be
done interior to the metallized perimeter ring. The trench
provides adequate isolation, but as shown in Figure 22, the cell
interconnects can easily make contact with the metallized
perimeter ring. Since this ring is electrically attached to the
back side any contact of the interconnect with the ring results
in shorting of the cell.
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In	 a	 search	 for	 a	 replacement	 edging	 technique	 we	 have
investigated	 two	 alternatives,	 1)	 Ion	 milling,	 and	 2)	 Edge
Masking.	 Each	 is	 described below.
.j
Ion	 milling	 entails	 bombarding	 the	 sample	 with	 accelerated
ions.	 Because	 nickel	 is	 not	 readily	 etched	 our	 experiments	 were
done	 utilizing	 inert	 ions	 of	 argon.	 Stacks	 of	 wafers	 were
milled	 in	 a	 Technics	 Ion	 Microfabrication	 Systems,	 Inc.	 model
#MIMTLA20	 Ion	 Milling	 Machine.	 The	 wafers	 were	 processed
r
through
	 nickel	 plating,	 then	 ion	 milled	 and	 finally	 solder
coated.	 Ion	 milling	 with	 too	 low	 an	 acceleration	 voltage	 (less
than	 1,000
	
volts),	 or	 with	 too	 low	 a	 current
	
density
	 (less	 than
0.7	 mA/cm 2 )	 or	 for	 too	 short	 a	 time	 (less	 than	 one	 hour)
resulted
	 in	 shunted	 cells.	 At	 1,100	 volts	 and	 0.7	 mA/cm 2	for
t
sixty	 minutes	 the	 cells	 exhibited	 a	 small	 amount	 of	 shunting.
Longer	 times	 or	 higher	 current	 densities	 should
	 alleviate	 this
problem.
Edge masking entails placing a barrier material on the edge
of the cell to prevent diffusion and nickel plating from
occurring.
A number of experiments were conducted in an attempt to
find a material suitable for use as an easily applied diffusion
and etchant barrier. 	 Initially we looked at screenable glasses
from Englehard including A3025, A3031, A2835 and 4287C.
	 All of
:w
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-^	 these materials easily etched away in fumic HF.	 They also
rtended to be very brittle and easily chip off during normal
R
4	 handling.
We then identified a number of metal oxides in which oxide
formation takes place at temperatures below the diffusion
temperature used, but whose melting temperature is well in
excess of silicon's melting point. 	 Eight candidate materials
were	 selected.	 These	 were	 stannous	 oxide,	 titanium
isopropoxide, titanium chloride, magnesium acetate, magnesium
carbonate,	 niobium chloride,	 chromium trioxide and tungsten
chloride.	 A paste was made with each of these powders, using
f
	
	
the same formula as we use for aluminum paste. This may not be
the best formulation but at least provided a vehicle for
testing.	 After firing these pastes at 500 0C, they were all
susceptible to HF etch. However after being put through a
diffusion time-temperature cycle titanium isopropoxide, titanium
chloride, niobium chloride and chromium trioxide withstood the
!	 fumic HF treatment.	 We then attempted to screen print pastes
made from these four oxides.	 The chromium trioxide paste was
I
unstable, it polymerized in a :natter of minutes and so it was
removed from the list of candidates.
Cells were fabricated using:
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•	 Titanium Isopropoxide
•	 Titanium Chloride
•	 Niobium Chloride
Experimental controls were fabricated with no annulus.
The controls and the cells produced using titanium chloride
and niobium chloride were shunted. The oxide made with the
titanium isopropoxide however showed promise of being a good
diffusion, etchant and nickel plating mask. Further work is
required to optimize the paste formulation and to provide the
uniformity and reliability of this paste as an edge mask.
3.9 Cell Metallization Design
In designing the grid pattern for the cells a number of
module design and cell process parameters must be known. The
parameters utilized were;
•
	
	 Four contact pads are located on two opposite edges of
the cell.
•	 N+ layer sheet resistance = 40 ^1 /p.
•
	
	 Solder is flat across the top, indicating an almost
rectangular cross section.
s
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•	 Resistivity of the solder = 20 x 10' 6 Q . cm.
•
	
	
Relationship between initial base width and height of
solder was measured as shown below:
INITIAL BUS WIDTH	 WIDTH OF SOLDER	 HEIGHT OF SOLDER
( MIL)	 ( MIL)	 ( MIL)
	
18	 18	 3
	
60	 60	 6
	
100	 100	 9
• Ignore contact resistance since we do not know the
value for Ni and because previous calculations that
have ignored the term have agreed well with actual
cell performance.
The technique for determining the pattern entails defining
all of the power loss terms and then minimizing the total power
loss with respect to grid spacing and bus width. The grid width
is assumed to be the minimum allowable by technology since using
the minimum line width always yields the smallest power loss.
Three different patterns were designed using minimum line width
of 18, 14 and 10 mils.
	 The results of the calculations are
given in Table #1 and the grid patterns are shown in Figures 15,
23 and 24.	 It is clear from the table that the finer grid lines
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yield lower grid line loss. 	 However this effect saturates at
quite a pride metallization thickness for nickel-solder where the
thickness of the solder is a function of the width. It would be
hard to measure the 0.2% difference in performance between 14
and 10 mil grid lines, so since the 14 mil pattern offers
greater tolerance to process erro r and more redundancy it would
probably result in higher process yields with minimum change in
efficiency.
3.10 Encapsulation Materials
3.10.1	 EVA Cure Properties
To determine the correct lamination procedure you
must know the proper cure cycle for the EVA. EVA
samples as received from Springborn were supplied to
Monsanto to perform an oscillating disc Rheometer
(ODR) test.	 The results for 140 0C and 150 0C are shown
in Figures 25 and 20' respectively.	 While a 100% cure
is not required a 60-70% cure is desirable. As can be
seen from Figure 25, to achieve this kind of cure at
140 0C requires about 50 minutes, which is too long for
efficient production in a laminator. 	 However curing
i	 at 150 0C reduces the cure time to a 15 to 20 minute
time frame.
	 At this higher temperature however the
curing proceeds rapidly with appreciable liberation of
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gaseous reaction products. Therefore the module must
be maintaned under a high pressure (7-20 lb. per
square inch) to prevent bubble formation in the curing
EVA.
3.10.2	 Insulator Tapes
The wraparound cell concept requires the use of
an insulator tape on the back of each cell.
	
These
tapes	 must	 withstand	 lamination	 temperatures	 and
pressures, adhere well to the cells and to the EVA and
4
"	 maintain	 electrical	 isolation	 through	 thermal
	
and
'r
t	 humidity	 cycling.	 A	 number	 of	 tapes	 including
polyethylene,	 polypropylene	 and
	 polyester	 were
tested. All of the tapes passed the thermal cycle and
humidity tests.	 However all of the polyethylene,
polypropolene and some of the 1 mil thick polyester
tapes failed the lamination pressure test. The tapes
selected for use were polyester tapes with acrylic
adhesive, either single or double sided depending on
the use.
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4.0 MEPSDU DESIGN
In the design of the MEPSDU, Solarex chose to develop a
unit that would be a forerunner of a production facility.
	 The
equiment	 utilized	 was	 to	 be	 production	 equipment,	 not
laboratory-scale equipment. All manual handling of individual
cells was eliminated, although cassettes of cells and modules
would still be manually handled.
The concept of the MEPSDU was to demonstrate the process
sequence and machinery by utilizing a single machine, rather
than several parallel machines for each station. This meant
that it was not a balanced production line, although we imposed
a minimum throughput rate of 1,000 wafers per hour for each
process step.	 Therefore the designed unit would be capable of
producing	 approximately 6.6	 MW per	 year with only minor
modifications (e.g., addition of several laminators).
Because of the JPL imposed termination of the module
development effort in September, 1981 and termination of all
equipment design and development in February, 1982, the design
«r
85
r
v/
of the MEPSDU was not completed.	 The cell process part was
nearly completed and adequate equipment was identified for each
process step. In the module area preliminary plans had been
developed but a design phase was required before specification
of the equipment could be made.
4.1 MEPSDU Cell Facility
A list of potential equipment suppliers for each area is
presented in Table 2. All of these companies were contacted by
Solarex and most provided quotations to our specifications.
The process sequence flow is shown in Figure 27. The
following describes how the wafers move through the process.
The process flow starts with the. wafers loaded into cassettes.
The cassettes are then manually loaded into the etch machine
described in Section 4.1.2. The cassettes are manually unloaded
from the etch machine and stored until needed for diffusion.
The cassette is then manually loaded into the cassette unload
machine as described in Section 4.1.1. This cassette unloader
places them three wide on the spray doping belt and then they
are transferred to the diffusion furnace belt as described in
Section 4.1.3. At the conclusion of the diffusion process the
cells are automatically removed from the belt and placed into
cassettes which are automatically placed in a waiting area.
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	 TABLE #2
EQUIPMENT VENDORS
WATER HANDLING
ETCH SYSTEM
SPRAY COATERS
BELT FURNACES
SCREEN PRINTERS
SAND BLASTING EQUIPMENT
PLATING TRANSPORT SYSTEM
WAVE SOLDER EQUIPMENT
PLASMA ETCH
XENON LIGHT SOURCE
Kine,natics
P ROA
DeHaart
AMI
Conveyor Engineering
Frederick Manufacturing
Western Technology
Crest Ultrasonics
ITI
Advanced Concepts Corporation
BTU Engineering
Thermco
Infrared Furnace Systems
AMI
DeHaart
MTI
Empire
Conveyor Engineering
Branson Corporation
Crest Ultrasonics
Electrovert
Hollis
Technics
Oriel
Schoeffel
Xenon Corporation
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The cassettes are manually taken from the waiting area and
loaded into the screen printer wafer unloader. The cells are
then automatically removed from the cassettes and fed into the
screen pri,.ter and from there into the paste firing operation as
described in Section 4.1.4. At the end of the firing belt
furnace the cells a'e automatically picked up off the belt and
placed in cassettes which are then stored until needed.
The cassettes are next manually fed into another cassette
unloader.	 This one automatically feeds a sand blasting system
described in Section 4.1.5.
	
The cells are automatically loaded
back into cassettes after completion of the sand blasting.
The next step involves manually loading the cassettes into
the oxide etch system which :s described in Section 4.1.6.
After manually unloading the cassettes from this system they are
manually loaded onto the AR spray unloader. This unloader
automatically places the cells three abreast on the belt of the
AR spray system described in Section 4.1.7. At the end of the
AR system the cells are automatically placed back into cassettes
and the cassettes stored.
The cassettes are manually loaded into the screen printer
unloader which feeds them automatically into the resist screen
printer and then through a belt furnace to cure the resist ink
as described in Section 4.1.8.
	
They are then automatically
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unloaded off the belt back into cassettes and stored.
	 The
cassettes are then manually lc,aded into the etch, rinse, Ni
plate,	 and	 resist	 remove	 system	 through	 which	 they	 are
automatically transported as described in Section 4.1.9. The
cassettes are then manually removed from the etch system and
placed in a stack loader, which removes the cells from the
cassettes and puts them into stacks of approximately 1,000
cells.	 These stacks are then manually loaded into the ion
milling machine described in Section 4.1.10.
After completion of ion milling the stacks are manually
transferred to the wave solder machine.	 The wave solder machine
is fed	 automatically	 by a	 stack	 loader.	 Section	 4.1.11
describes the wave solder machine.	 From the wave solder machine
the cells are automatically loaded into cassettes and stored
ready for test.	 For cell test the cells are automatically
unloaded from the cassette and fed into the cell test system
described in Section 4.1.12.
	 Finally the cell test system
automatically loads the cells into cassettes scrted by some
predetermined efficiency requirement.
	 The cells are then stored
in cassettes until needed for the paneling operation.
4.1.1	 Cassette Load - Unload Equipment
The	 requirements	 for	 cassette	 load-unloader
equipment for the Solarex MEPSDU were:
90
1. Load from stacks into cassettes.
2. Unload from cassette onto belt three abreast.
3. Pick wafer from belt three abreast and reload
into cassettes.
4. Unload from cassette into screen printer.
5. Pick wafers from belt three abreast and reload
into cassettes.
6. Unload from cassette into sand blast equipment.
7. Pick wafer from sand blast belt and reload into
cassettes.
8. Unload from cassette onto belt three abreast.
9. Pick wafers from belt three abreast and reload
into cassettes.
10. Unload from cassettes into screen printer.
11. Pick wafers from belt three abreast and reload
into stacks.
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12. Feed cells from stacks	 into the wave solder
machine.
13. Reload cells	 into cassettes from, wave solder
machine.
14. Unload from cassettes into cell test system.
15. Reload cells into cassettes from cell test system.
There are really only two g.:.,^ral machines which can be
described as:
1. Unload wafer from cassettes (or stack) and place wafer
on process machine either singly or three abreast.
2. Pick wafers from L!nloading area of processing machine
either singly or three abreast and place wafers in
cassettes (or stacks).
Because of the large t. ,.roughput ( 1,000 wafers per hour) and
the need to minimize labor, several constraints were placed on
the load-unload system.
•	 Load-unload must be a continuous process with no time
lags to reject cassettes.
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	 Multiple (at least) five cassettes can be loaded at
one time.
• Rejected empty cassettes and newly filled cassettes
must automatically be removed from the machine into a
storage area.
These requirements	 led us to disqualify most of
	
the
load-unload systems built for the semiconductr..)r industry.	 The
four potential suppliers listed in Table 2 have machines
designed specifically for automated photovoltaic application.
Each machine continuously feeds cassettes with no time lags for
cassette rejection. Each unloader takes the cell from the
cassette slot and places it at an accurate predetermined
position, either a perpendicular belt for obtaining a three
abreast	 configuration	 or	 directly	 into	 another	 piece	 of
equipment such as a screen printer, wave solder machine or sand
blast system. Each of the sulpliers will provide an integrated
system for picking up three abreast and placing them on a belt
or in reverse picking up three wafers abreast and aligning them
to individually feed into the cassette loader.
The throughput rate of each of these machines is about
1,000	 per	 hour.	 This	 was	 consistent
	 with	 the	 MEPSDU
throughput.
	 In	 some	 cases	 like	 belt	 sprayers	 a	 faster
14
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throughput can be obtained by using three cassette unloaders
rather than one unloader with an attachment to place them three
abreast.
4.1.2	 Etch Machine
The machine basically consists of a number of
tanks for etching, -insing and neutralizing and a
transportation system for moving the cassettes through
the system. While a number of commercial etch systems
were	 available	 none	 of	 them	 met	 our	 unique
requirements.	 The	 problems	 associated	 with	 the
required system are:
•	 A violent reaction occurs when the silicon is
placed in the boiling sodium hydroxide. The
equipment must be designed to minimize boil over
and to protect equipment and personnel from this
boil over.
• The high throughput requirements mean the machine
must be capable of neutralizing and disposing of
the spent sodium hydroxide and replacing it with
a new mixture of preheated sodium h- 	 ixide.
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These requirements can only be met by engineeriny 	 y^{
a system specifically for this use.
	
4.1.3	 Diffusion Equipment
The diffusion equipment consists of a dopant
sprayer, a belt diffusion furnace and a mechanism for
transporting the cells from one belt to another. The
dopant sprayer is a commercially available product
designed	 specifically	 for	 this	 application.	 Belt
furnaces are also commercially available. The
selection of model depends on our desire to diffuse
three cells abreast at a transient time of ten to
twelve minutes in the hot zone at a temperature of 860
to 8900C.
	
4.1.4	 BSF Formation
The BSF formation equipment consists of a screen
I
printer that automatically removes t:e wafers and
feeds them into a paste curing and firing belt
furnace.
	 The screen printer is commercially available
i from a number of sources. The printer must be able to
(	
handle 10cm x 10cm wafers at a throughput of 1,000
t	 hours.	 It	 has	 an automatic alignment	 and paste
dispensing systems.
	 Once the wafer has been screened,
t	
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the printer removes it from the chuck and feeds it
onto the belt. The paste requires a low temperature
bake to cure the paste and then a short 850 0C firing.
IR furnaces are best suited for providing this type of
profile.	 Such IR furnaces especially designed for
this paste firing are commercially available.
4.1.5	 Sand Blasting
Deflashing	 systems	 are	 commercially	 available.
For	 this	 application	 the	 machine	 must	 be	 able to
F deflash	 the	 wafers	 using	 glass	 balls,	 recollect the
c balls,	 filter	 them	 and	 recharge	 the	 media for^
continuous	 operation.	 All	 of	 these	 functions are
available	 in	 commercial	 machines.	 What	 must be
engineered	 is	 the	 wafer	 transport	 system.	 wafers	 must
be	 carried	 through	 the	 machine	 after	 being	 fed	 by the
cassette	 unloader.	 The	 front	 of	 the	 cell	 must	 not be
x
exposed	 to	 the	 deflashing	 media.	 In	 addition the
fragile	 nature	 of	 the	 wafers	 requires	 that	 they be
i
securely	 held	 in	 place	 during	 the	 deflashing	 operation
or	 they	 may	 vibrate	 and	 break.	 This	 of	 course must be
accomplished without shadowing any of	 the cell	 back.
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The oxide etch system consists of a cassette
transport	 mechanisru	 a,ud	 chambers	 in	 which	 the
cassettes pass.	 One chamber has fumic HF which is
automatically filled to a specified level.
	 A second
chamber is for spray rinsing and a third for blow
drying with warm air. A number of transport systems
are commercially available for this requirement and
the chambers can be adapted to this use.
	
4.1.7	 AR Spray
The AR spray system is similar to the dopant
spray system but requires preheating of the wafers to
about 405 0C.	 Such a pretreat option can be supplied in
some of the commercially available units.	 Various
belt widths are available. 	 We have chosen one wide
enough to hold three cells across.
	
4.1.8	 Resist Print
The resist can be printed by a screen printer
identical to the one required to print the Al paste
BSF.	 The printer then must automatically remove the
wafer from the chuck and feed it to a small commercial
10
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belt furnace on which the resist ink is cured. Once
again a belt three wafers wide is recommended to
provide the necessary throughput without using a very
long furnace.
4.1.9
	
AR Etch, Nickel Plating and Resist Removal
The AR etch process is virtually identical to the
oxide etch and can be performed in a machine built to
the same specifications. The nickel plating and
resist removal system is similar in concept to the
etch machine, namely a number of tanks and a transport
mechanism to move the cassettes through the system.
The complexity of this system is in the number of
different steps with varying times and the operating
parameters of the various baths.
	 The nickel plating
solution	 must	 be	 automatically	 maintained
	 at	 a
particular temperature and level.
	 The resist removal
is done in two consecutive ultrasonic tanks.
	 The
solvent must be automaticaly filtered and replaced to
maintain a continuous throughput.
	 Such a system must
be engineered to meet these requirements.
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	4.1.10	 Ion Milling
	
Ion milling	 machines	 are	 standard	 commercial
products. One must specify the required mill area, in
this case approximately 10.5cm x 10.5cm, the milling
ions in this case inert argon and the operational
parameters,	 i.e.,	 voltage	 and	 beam	 current.	 Our
I
	
	
efforts were halted before determination of these
parameters.
It-	
4.1.11	 slave soldering
A wave solder machine is a standard commercial
product. 17 e unit should contain a foam fluxer
module, a solder module with air knife, a wave cleaner
(water	 rinse)	 and	 a	 drier.	 The	 only	 unique
requirement is the transport mechanism. 	 Of the two
options,	 pallet	 and	 direct	 conveyor,	 pallet	 is
probably easier to engineer but less likely to meet
the throughput goals. A conveyor system may be a
modified version of those used for circuit boards.
The entire system can be designed at widths to allow
for soldering a number of wafers at the same time.
I F;
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4.1.12	 Cell Test System
The cells are unloaded from a cassette,
transported on a belt, optically scanned to assure
that the contact pads are in place, placed on a
temperature controlled test block, illuminated by a
Xenon source, a light I-V curve taken, and the good
cells loaded back into cassettes.
	 A block diagram of
the test system is presented in Figure 28.
	 The Cell
Test Subsystem Components and the Data Flow are shown
in Figure 29.	 The components are recommended based
upon	 their	 use	 in	 similar	 test	 system:	 :,Ow	 in
operation.	 The	 computer	 controlled	 testina	 will
follow the flowchart overview shown in Figure 30.
4.2 MEPSDU Module Facility
The module part of the facility consists of three parts, a
tabbing and stringing machine, a module lay-up machine and
module test equipment.	 Each is described in the subsections
below. It should be noted that the module equipment design was
not as complete as cell equipment design because the module
effort was terminated six months earlier than termination of the
cell equipment design. One area in which no equipment was
adequately identified was the processs of applying the insulator
tape to the back of the cell.
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4.2.1 Tabbing and Stringing Machine
Solarex funded two designs for the tabbing and
stringing machine, one by Kulicke and Soffa Industries
and a second by MB Associates. Each will be described
briefly.
Kulicke and Soffa Industries desi gn was based
upon their early effort for JPL (19) in which they
built a linear machine for tabbing 4" p ound cells and
series interconnected them. The machine they designed
for Solarex would assemble the 10cm square solar cells
into series connected strings, and place the strings
in	 a	 module	 array	 format.	 The	 machine	 should
accomodate the module layout described in Section 2.3
including the use of wraparound contact.	 The target
machine cycle time was five seconds per cell with a
yield of 95% or better. 	 The bonding technique to be
used was pulsed heat solder reflow.
Figure 18 showed a flow diagram for the proposed
machine. In the proposed machine, cells would be
automatically di-spensed ,-cam cassettes and aligned
prior	 to entering
	 the machine.	 A walking	 beam
conveyor system, which maintains cell registration,
104
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transports	 the	 cells	 through	 the	 various	 initial
process	 stations.
The	 cells	 could	 first	 enter	 an	 insulating	 station J
that	 applies	 strips	 of	 adhesive	 backed	 tape	 to	 the
back	 of	 each	 cell.
i
Next,	 a	 fluxing	 station	 applies	 flux	 to	 bond
Il sites	 on	 the	 top	 side	 of	 each	 cell	 using	 a	 stamp	 pad
technique	 or	 metered	 dispensing	 system.	 The	 cells
( would	 then	 enter	 the	 interconnect	 stations,	 where	 the
l^ one-piece	 stamping	 interconnects	 are	 fed,	 sheared,	 and
l
transferred	 into	 position	 over	 the	 cells,	 then	 solder
bonded	 to	 each	 cell	 using	 a	 pulsed	 heat	 bonding
technique.
After	 interconnects	 are	 bonded	 to	 the	 cell	 face,
the	 conveyor	 moves	 each	 cell	 to	 an	 inverter	 station,
which	 turns	 the	 cells	 over	 (ups.ide	 down)	 prior	 to	 the
stringing	 operations.	 An	 interconnect	 foldover
station	 then	 positions	 each	 cell	 and	 folds	 the
interconnect	 over	 to	 the	 cell	 back	 for	 series	 bonding
operations.	 The	 cells	 are	 then	 transferred	 onto	 a
string	 conveyor,	 which	 maintains	 inter-cell
L.
registration	 while	 indexing	 the	 cells	 through
	
the
stringing	 operation	 to	 the	 discharge	 area	 of	 the
machine.
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The	 cells	 would	 then	 enter	 a	 second	 fluxing
station,	 which	 applies	 flux	 to	 the	 cell	 back,	 and
proceed	 to	 the	 second	 interconnect	 stations,	 where	 the
cells	 are	 joined	 together	 into	 strings.	 A	 string
C pickup	 and	 transfer	 station	 would	 automatically	 pick
up	 completed	 strings	 and	 place	 them	 in	 the	 module
array	 area	 where	 strings	 are	 manually	 connected.	 One
option	 for	 this	 design	 is	 to	 have	 the	 machine	 make
double	 strings	 bonded	 in	 parallel	 with	 buss	 bars
attached.	 These	 double	 strings	 would	 have	 to	 be
manually aligned and	 soldered	 together.
The MB Associates machine design was based on the
one they developed for JPL (20).
The solar module assembly system proposed by
Tracor MBA consists of an indexing conveyor flanked on
both sides by a Unimate 500 Series PUMA robot (Figure
30). Each robot assembles half the module and, in
addition to placing and soldering each cell, also
terminates	 each	 string	 to	 the	 parallel	 bus	 and
installs the Solarlok output buss bars. The system,
as shown in Figure 31, represents the position just
after the conveyor has indexed and both robots are
reached for their first cell.
it
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MB ASSOCIATES MODULE ASSEMBLY SYSTEM
107
J
The cell interconnections are made using a short
pulse resistance heating technique with four
electrodes mounted in the cell preparation pad and
five electrodes mounted in the end effector of the
robot arm.
The heart of this system is the Tracor MBA
designed cell preparation station which, as its name
implies, prepares the cell for assembly into the
module by unloading it from the cassette, aligning it
and dispenses, cuts, fluxes, positions and folds the
interconnect leads. The robot then picks up this
fully prepared cell using a Tracor MBA designed
end-effector (the robot's "hand") and places it in the
module.	 As it places the cell in the module it bonds
the interconnects.	 The result is a fully laid up
module ready for lamination.
4.2.2
	
Module Lay-Up and Encapuulation Machine
The process	 sequence
	 for	 module	 encapsulation was
shown	 in Figure	 20.	 The	 glass	 cleaning,	 drying and
priming was	 to	 be	 performed	 on	 a	 conveyor	 belt with
chambers built	 to	 steam	 clean,	 dry	 and	 a	 spray	 on the
primer. The	 various	 sheets	 of	 EVA,	 Craneylass and
108 ^
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4.2.3
polyethylene can be cut on a commerciall. available
sheeter or a machine especiall y designed for that
purpose (27).
The key piece of encapsulation machinery is the
laminator.	 The	 process	 sequence	 required	 for
lamination	 is	 well	 known	 (see	 Section	 2.4.8	 and
Reference	 3).	 Laminators	 for	 this	 process	 are
commercially available.	 The key to their utility is
the cycle time.	 The standard procedure requires a
thirty minute cycle in the laminator so the capital
equipment cost is quite high.	 Lamination of multiple
modules at the same time or an extremely fast
lamination cycle (say five minutes) with a low cost
oven for post care are two possible solutions to this
problem.
Module Test
{ •
The modules are manually loaded onto a light
table and connected electrically to the system. The
operator then initiates the computer, which draws the
F
	
	
I-V curve, stores the data, and prints out a label for
the module, including the model number, serial number
and power measured at
	 the	 design voltage.	 The
operator then disconnects the module, applies the
IL a r	 —
^I
label and places the module on a storage rack. 	 The
light source will be twelve 1,000 watt quartz lamps
with individual variac controls for each lamp. 	 The
light intensity will be set using 18 calibrated solar
cells.	 Module	 measurements	 will	 be	 periodically
checked	 with	 sunlight	 and	 Xenon	 flash	 simulator
measurements to assure the correct calibration.
A block diagram of the Module Test System is
given in Figure 32. The module test subsystem
components and the data flow are shown in Figure 33.
The components are recommended based upon their use in
similar test subsystems now in operation.
4^
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IODULE TEST SYSTEM
PROCESS SEQUENCE
MANUALLY LOAD
MODULE ON TABLE
INITIATE COMPUTER
MAKE I-V MEASUREMENT
AND STORE DATA
PRINT OUT RESULT
PROVIDE LABEL
FOR MODULE
MANUALLY
DISCONNECT AND STORE
MODULE
FIGURE 32
n
L--Rq
4- *Jj
M	 zI
M	 ^i
Q I
Q'
v
v
m^
1I
^IIII
{ w umGINAL. PAGE 19 n Z
OF POOR QUALITY
r ,Lj ; <
^ J }i
V Q D ^
J "
J J
C 31 W
`'ty J
Y^
Dlc
\
^ \
Q ^ H Q ` \
c	 ^
F
k&- r
^F^> W o	 a ,:z
-	
..
>. Zv
LL
r
x j
112
i	 5.0 SAMICS COST ANALYSIS
A cost analysis has been performed for the 6.6 MW/yr output
MEPSDU pilot line.	 An IPEG 2 (26) methodology was utilized to
obtain the estimated cost.	 Since the module fabrication efforts
were terminated before the cost analysis was performed, the
analysis was performed only for cell fabrication.
	 Since this
process	 sequence	 is	 not	 limited
	 to	 Semix	 semicrystalline
silicon, the silicon cost was taken out of the total.
	 The
calculation then will be for the add-on cost to manufacture
solar cells. Because an 80% cell process yield was utilized,
the add-on cost should include an additional 25% of the initial
wafer cost.
The calculations are based upon:
•	 10% efficient cells
•	 80% yield - wafer to finished cell
•	 3 shifts/day
0	 345 days/yr operation
•	 Production of 1,000 good cells/hr
Table 3 lists the required materials for cell fabrication,
the amounts needed per wafer, the cost of the materials, the
calculated cost per wafer, the number of wafers processed per
year and the total item cost per year.
F
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Table 4 lists the required utilities, their usage rate, the
amount needed per wafer, the cost of the utilities, the cost per
t
	
	 wafer, the number of wafers processed per year and the total
item cost per year.
Table 5 presents equipment costs and lifetimes, square
footage used, the number of workers needed, the direct labor
costs, the total materials cost (from Table 3) and the total
utilities cost (from Table 4).
Table 6 presents the cost data in a format which reflects
the IPEG2 equation (26).
cost = (C; * x EQPT)+(109 x SQFT)+(2 1 DLAB)+(1.2 MATS)+(1.2 UTIL)
QUAN
( *Coefficients Ci are presented in Table 7 as taken from
Reference 27) and tabulates the costs by category and process
step.
The result is a cell process add-on price of $0.5570 per
peak watt in 1980 dollars. This is well below the add-on price
being paid today, but is not consistent with the $0.70 per watt
price goal for the entire module.	 It is clear that scaling this
line up will lead to appreciable cost savings. The following
costs savings should be realized in scaling to a 25 to 50 MW per
year factory.
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•	 The	 MEPSDU	 pilot	 line	 was	 not	 designed as	 a	 balanced
i•`
line,	 but	 rather	 was	 to	 use	 one	 piece	 of	 equipment	 per
process	 to	 demonstrate	 the	 concept. Goirig	 to	 a
balanced	 line	 and
	 utilizing	 multiple machines	 will
lead	 to	 a	 lower	 cost.	 The	 MEPSDU	 costs were	 based	 on
quotations	 for	 one	 piece	 of	 equipment which	 included
any	 engineering	 costs.	 Subsequent purchases	 of
multiple	 machines	 should
	 be	 made	 at a	 considerable
cost
	
savings.	 A	 preliminary
	 estimate concluded	 that
equipment	 costs could be cut by 50%.
•	 Factory design with multiple machines would result in
reduced floor space requirements per wafer.
	 This
saving was estimated at 25%.
•	 Labor costs were based in most cases on one operator
per process step. Using either larger production
machines or identical multiple machines should lead to
a 50% saving in labor cost.
• Minor savings in material would result from procuring
an order of magnitude more material in a production
setting. A 10% savings in material cost was estimated.
•	 Utility	 costs will
	 reduce	 somewhat
	 due	 to more
efficient use of machines in a balanced line.
	 A 10%
cost reduction was estimated.
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•	 A	 10%	 cell	 efficiency	 was	 assured	 in	 the
calculations.	 Developments in polycrystalline silicon
production and in cell process should improve the cell
efficiency.	 A	 12%	 average	 cell	 efficiency	 seems
within reach in the time frame of a 50 MW factory.
•	 An 80% yield was selected as a conservative estimate
based on manual experience.	 A well automated line
should	 increase	 this	 appreciably	 with	 90%	 an
obtainable goal.
Using these estimated effects on cost a cell add-on price
of $0.274 per peak has been calculated as gown in Table 5-6.
Using a estimated price of $0.30 per peak watt for the Semix
silicon (2) and an estimated module add-on cost of $0.25 per
peak oatt (1) would yield a module selling price of $0.85 per
peak watt.	 Based on the broad assumptions used in this
calculation,	 it	 is encouraging to see that the result is
reasonably close to the $0.70 per peak watt goal.. The two major
cost components in cell process are materials and labor.
	 The
use of more stringent process controls, 	 recycling of some
materials and even selling of waste products could result in
significant	 reductions	 in	 the	 materials	 cost.	 Further
developments	 in	 automation,	 i.e.,	 automatic	 movement	 of
cassettes from Station to station could also lead to significant
LI	 reductions	 in	 the	 direct	 labor	 costs.	 Finally	 further
e'
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improvements in polycrystalline material could lead to a
material that is capable of producing as efficient a cell as
single crystal silicon, meaning average cell efficiencies as
high as 14 or 15% may be obtainable. These development would
almost assuredly mean that the 25 to 50 MW line would meet the
$0.70 price goal.
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6.0 CONCLUSIONS AND RECOMMENDATIONS
The main result of this effort was the identification of a
process sequence that:
1. Has the potential for meeting the DOE cost goals when
utilized	 in	 an	 automated	 mode	 for	 large	 volume
production, and
2. Can be utilized today with mostly commercially
available equipment to significantly reduce PV module
costs.
To obtain this integrated process sequence it .-s necessary
during the program to develop four new process steps, namely:
•	 Hot Spray AR Coating
•	 Glass Bead Back Clean-Up
•	 Wave-Soldering
•	 Ion Milling
Laboratory verification has been completed on the first
three but is still to be finalized for ion milling.
• \'
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These process steps can now be evaluated for their use in
solar cell production.	 Solarex has purchased a wave solder
machine and is still pursuing the hot sprayed AR process. The
other two will fit into other process sequences to help reduce
cost.
Of course the ultimate recommendation remains the original
plan, that is to build a MEPSDU line and operate it to evaluate
yields, material usage, performance parameters, etc. Much of
the engineering and design has been done, but in certain areas
like ion milling laboratory work still remains to be done before
the equipment can be engineered. 	 A MEPSDU pilot line could be
operational within eighteen months with a yearly throughput of
6.6 MW. This line would be able to produce cells with a cell
add-on cost of $0.50 per peak Watt, a significant improvement
over the lines presently in operation.
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ABSTRACT
Performance-limiting mechanisms in polycrystalline
silicon were investigated by fabricating a matrix of 4cm2
solar cells of various thicknesses from 10cm x 10cm
polycrystalline silicon wafers of several bulk
resistivities. The analysis of the results of this matrix
indicates that bulk recombination is the duminant factor
limiting the short-circuit current in large-grain (greater
than 1 to 2 mm in diameter) polycrystalline silicon, the
same mechanism that limits the short-circuit current in
single-crystal silicon. The average open-circuit voltage
of the polycrystalline cells is 30 to 70 mV lower than
that of the single-crystal (control) cells; the fill-
factor is comparable.	 Both open-circuit voltage and
fill-factor have substantial scatter which is not related
to thickness or resistivity. This implies that these
parameters are sensitive to an additional mechanism which
is probably spatial in nature since the cell position on
the wafer was not controlled.
1.	 Introduction
Over the past several years, a number of forms of polycrystalline
silicon material have become available for use in fabricating
photovoltaic devices. Whether sheet material cut from a cast ingot
(Wacker Silso, Semix UCP, or Crystal Systems HEM) or ribbon material
(Westinghouse WEB, Mobil F.FG, or Solavolt RTR), all suffer to some
extent from degradation of their performance, as compared to single-
crystal silicon, when used to fabricate large-area (greater than 1
cm ) solar cells (1-4). In most cases the performance-limiting
mechanisms are assumed to be structurally-related, due to the poly-
crystalline nature of most of these materials. However, recent work
has indicated that not all grain boundaries contribute to the
performance degradation (5,6). 	 Only those grain boundaries, and
r
	
	
subgrain boundaries, which have a high dislocation content cause
losses in performance (7,8).
The purpose of this work is to investigate the performance-
limiting mezlianisms in large-grain (greater than 1 to 2 mm in
diameter) polycrystalline silicon. For solar cells fabricated from
single-crystal silicon, the short-circuit current is sensitive to
thickness and to minority carrier diffusion length, which tends to
decrease as the resistivity decreases. 	 The open-circuit voltage and
the fill-factor of solar cells with a back surface field are
relatively	 insensitive	 to	 thickness.	 However,	 the	 open-circuit
voltage will increase as the base resistivity decreases (4). The be
relationships in large-grain polycrystalline silicon were tested by
fabricating a statistically significant number of 4cm 2 solar cells
from a selection of 10cm x 10cm wafers which had various resistivities
and thicknesses. The performance of these polycrystalline cells was
compared to that of co-procesLed single-crystal control cells of
similar thickness and resistivity in order to determine the loss
mechanisms that are unique to polycrystalline silicon.
2. Experimental
The performance-11miting mechanisms in polycr?,stalline silicon
were 1nvPStigated by fabricating a matrix of 4cm 2 solar cells of
various thicknesses from polycrystalline P-type silicon wafers of
several resistivities as supplied by Semix, Inc.
A nigh-efficiency process was used to fabricate the cells; the
process sequence is shown in Figure 1 (10). The wafers were thinned
to the nominal thickness - 100, 150, 200, 250 and 300 microns - using
a CP-type etch; then diffused with phosphorus to form a thin N+ layer
and junction on both sides. The nominal surface resistivity was 70
ohms/O. The rear junction was compensated by aluminum alloy to fo*_m a
thick P+ back surface field (BSF).	 Front and rear contacts were
Ti/Pd/Ag;	 the	 front	 pattern	 was defined	 photolithographically.
Finally, the wafers were L-awn into 2cm x 2cm cells, and a Ta205
anti-reflection coating wa?s applied. For each group of wafers,
single-crystal control wafers of similar thickness and resistivity
were included to monitor the process.
The current-voltage (I-V) characteristics - short-circuit
current, open-circuit voltage, maximum power, and fill-factor - of all
solar cells were measured under AMO, 135 mW/cm 2 , 250C conditions.
3. Results and Discussion
Table 1 shows the number of 4cm 2
 polycrystalline solar cells for
each thickness and resistivity category by lot number. The
resistivity of the polycrystalline silicon wafers fell into three
ranges:	 "low resistivity", 0.5 to 0.6 ohm-cm; "medium resistivity",
1.0 to 1.9 ohm-cm; and "high resistivity", 4.2 to 6.5 ohm-cm.
i
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The	 variation of	 short-circuit current with thickness and
resistivity is shown in Table 2. The short-circuit current of the
polycrystalline cells decreases as the resistivity decreases, just as
It does with :tingle-crystal (control) cells, as shown in Table 3. The
dependence of the short-circuit current of the single-crystal cells on
resistivity is attributed to the dependence of the minority carrier
diffusion length on the dopant concentration.
	 This beha v ior, though
not well understood, Is at least well known for Czochralski single-
crystal silicon (11,12,13).
	 The variation of	 the short-circuit
current of the single-crystal cells with base thickness is alsc
related to minority carrier diffusion length. If the base w i dth is
less than the minority carrier diffusion length, then nearly all of
the carriers that are photogenerated will be collected; as the base
width increases, the amount of light absorbed and the short-circuit
current also increase.	 The short-circuit current will continue to
increase with cell thickness until the base width is approximately
equal to the minority carrier diffusion length. h'hen the base width
is greater than the minority carrier diffusion length, even though
additional carriers may be generated deeper in the bulk they will not
be collected.	 Therefore, at some base thickness approximately equal
to the minority carrier diffusion length, the short-circuit will
saturate.
	 This current saturation is clearly seen for the single-
crystal (control) cells.
	 For each lot of wafers, the short-circuit
current increases with cell thickness until it saturates. As the
resistivity increases, and therefore the minority-carrier diffusion
length increases, the cell thickness at which the short-circuit
current saturates also increases. 	 This behavior, though less clearly
seen, is nevertheless also present for the polycrystalline cells.
However, the short-circuit current of all polycrystalline cells
appears to have saturated for cell thicknesses greater than 150
microns. This fact, together with the short-circuit currents for the
polycrystalline cells being five to ten percent lower titan those of
single crystal cells of similar resistivity, indicates that the
minority carrier diffusion length of the polycrystalline material is
less than that of the single-crystal silicon wafers.
It does not appear that the reduced short-circuit currents are
the result of recombination at the grain boundaries. If this were the
case, then there should be ev-n more scatter in the data since no
attempt was made to control the grain size, which varied from about 1
to 10 mm in diameter. With the exception of the cells from .l.ot 1, the
scatter fn the short-circuit current of the polycrystalline cells is
equivalent to that of the single-crystal control cells, that is, three
to four percent. This result is consistent with the previous work -
both theoretical and experimental - which shows that the light-
generated current is not substantially affected by recomt..nation atF_ .	 the grain boundaries when the grain diameter is several times larger
than the minority carrier diffusion length (14,15). For a diffusion
s ^^P
	 short-circuit current with thickness and resistivity, this dimension
length of 100 to 150 microns, as indicated by the behavior of the
would be on the order of 1 to 2 mm. In most present examples of cast
P
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polycrystalline silicon (Semix, Wacker, 11EM) the grain size is
consistently equal to or greater than this dimension. Hence, the
short-circuit current of these materials should be dominated by bulk
properties, rather than grain boundary recombination. This also
implies that forming polycrystalline silicon with grain diameters
larger than several minority carrier diffusion lengths will not result
in any substantial increase in short-circuit current. Improvements in
the short-circuit current of large-grain polycrystalline silicon, at
most five to ten percent, will be mainly due to elimination of the
sources of recombination in the bulk.
The results for the open-circuit voltage of the polycrystalline
cells in the thickness-resistivity matrix are shown in Table 4.
Although there is some indication that the open-circuit voltage
Increases as the resistivity decreases, it is very difficult to
conclude that dopant concentration is the dominant factor because the
scatter in the data ranges from less than one percent to more than
twelve percent. Likewise, it is difficult to establish any clear
dependence of open-circuit voltage on thickness, though in some lots
the thinner cells did have slightly higher values of open-circuit
voltage.
For comparison, Table 5 gives the results of the open-circuit
voltage of the single-crystal (control) cells.	 As expected, the
open-circuit voltage increases as the resistivity decreases and, 	 }
because of the back surface field, is not very sensitive to
thickness.
	
The average open-circuit voltage of the single-crystal
cells is 30 to 70 mV greater than that of the polycrystalline cells in
the same thickness-resistivity category. 	 For most single-crystal
control groups the scatter is within 10 mV of the mean, that is, less
than two percent. In the worst case the scatter is about five percent+
of the mean. Hence, the scatter in the open-circuit voltage of the
polycrystalline cells is significantly greater than that of the
single-crystal (control) cells.
Most of the thickness-resistivity groups of polycrystalline cells
which showed very large amounts of open-circuit vol • _ge scatter also
had a very high average shunt conductance, as shown by the shunt
.onductance data in Table 6. In these groups the low open-circuit
voltage, and also the scatter, were most likely the direct result of
excessive shunt conductance. However, one group, the 150 micron thick
cells of Lot 2, had shunt conductances which could in no way account
for the low average or the scatter in the open-circuit voltage. In
addition, polycrystalline cells with moderate amounts of open-circuit
voltage scatter (+5 to +20 mV) invariably had shunt conductances that
were so low as to have no significant effect on the open-circuit
voltage.
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The low average open-circuit voltage (30 to 70 mV lower than
single-crystal control cells) and the s^ :ter in the open-circuit
voltages of the non-shunted polycrystalline cells appears to indicate
that there is a voltage-controlling mechanism, not present in the
single-crystal (control) cells, which is limiting the open-circuit
voltage.
A comparison of the fill-factor of the polycrystalline cells to
that of the single-crystal (control) cells is shown In Table 7. As
with the open-circuit voltage, most of the groups with large amounts
of scatter were also badly shunted; the shunts were very likely the
cause of the low fill-factors as well as the low open-circuit
voltages.
	
The average fill-factor of most of the groups of non-
shunted polycrystalline cells were not significantly different from
that of the single-crystal (control) cells. However, the fill-factor
of four polycrystalline groups (Lot b - 250 microns; Lot 2- 150
microns; and Lot 3 - 150 and 200 microns) was much lower than that of
their single-crystal controls, and not because of shunting. This
indicates that, while there does not appear to be any fundamental
limit to fill-factor in large-grain polycrystalline ellicon, there is
a mechanism, not present in single crystal silicon, which can reduce
the fill-factor in some polycrystalline samples.
4.	 Conclusions
Analysis of the results of the thickness-resistivity matrix
indicates that the short-circuit current of large-grain (greater than
1 to 2 mm in diameter) polycrystalline silicon is dominated by
recombination of photogenerated minority carriers in the bulk, as
opposed to recombination at the grain boundaries. This result is in
agreement with previous theoretical and experimental results which
indicate that the light-generated current is not substantially
affected by recombination at the grain boundaries when the grain
diameter is several times larger than the minority carrier diffusion
length. However, it also Implies that significant improvements in the
short-circuit current of large-grain polycrystalline silicon will be
mainly due to elimination of sources of recombination in the bulk.
Both the open-circuit voltage and fill-factor of the
polycrystalline solar cells in the thickness-resistivity matrix had
substantial amounts of scatter which were not related to the main
experimental variables - thickness and bulk resistivity. The scatter
In the values of open-circuit voltage and fill-factor implies that
there is an additional performance-limiting mechanism which may not be
strongly associated with bulk properties. The degradation of these
parameters appears to have a spatial nature and to be related to the
grain structure since the grain boundary content of any particular
cell on a wafer was not controlled.
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FIGURE 1. THICKNESS-RESISTIVITY MATRIX TEST CELL PROCESS SEQUENCE
1. Thinning Etch: Cr-type, final	 thicknesses: 100,
150,	 200, 250,	 300 microns.
2. Diffusion: Phosphine, tube diffusion;
	 70-80 ohms/[].
3. BSF: Englehard A-3484	 aluminum paste,	 tube
alloy,	 30 seconds	 at 850 0 c;	 HC1
post-alloy etch.
4. Front Metallization: Evaporated Ti/Pd contacts,
photolitliographically defined.
5. Rear Metallization: Evaporated Ti/Pd contacts.
6. Electroplate Silver Conductor
7. AR Coating Evaporated Ta205
Table 1. Sample size for 4cm 2 , polycrystalline silicon, AR-coated
solar cells, by lot.
THICKNESS ^. )
LOT NO.
	
100
	 150	 200	 250	 300
RE5ISTIVITY
(OHM-CM)
LOW RESISTIVITY 6 20 26 20
19
0.4 - 0.6
1.3 -	 1.7
1.0 -	 1.9
1.2 -	 1.8
MEDIUM RESISTIVITY
1
2
7 9
6
5
14
20
12
11
19
13
8
HIGH RESISTIVITY 3
5
5 9
10
19
18 22
5.5 - 6.5
4.2 - 6.2
NUMBER OF 4CM2 . AR-COATED POLYCRYSTALLINE CELLS IN EACH THICKNESS-RESISTIVITY CATEGORY.
BY LOT.
I 
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Table 2. Short-circuit current of polycrystalline silicon solar cells.
THICKNESS (#M)
LOT NO. 100	 150
	 200	 250	 300
LOW RESISTIVITY 6 126	 (4) 127	 (4) 127	 (4)
1 132	 (6) 128(16) 126(15)
MEDIUM RESISTIVITY 2 132	 (2) 127	 (3) 135	 (7) 131	 (5)
7 143	 (2) 146	 (2) 140
	 (3) 142	 (2)]
HIGH RESISTIVITY 3 141	 (3) 141	 ( 2) 143	 (2)
5 145	 (4) 147	 (5) 146	 (6)
MEAN (STANDARD DEVIATION ABOUT MEAN). IN MA. MEASURED AT AMD. 135 MW/CM2 . 250C
Table 3. Short-circuit current of single-crystal silicon solar cells.
THICKNESS (f.M)
RESISTIVITY
100	 ISO	 200	 250	 300 (OHM-CM)
LOW RESISTIVITY 145	 (2) 149	 (2) 148	 (2) 0.7
145	 (1) 146	 (2) 147	 (3) 148	 (2) 0.7
MEDIUM RESISTIVITY 154	 (2) 159	 (1) 155 (21 159	 (1) 159 (2) 1.7
155	 (2) 155 (4) 155	 (1) 1.7
HIGH RESISTIVITY 153	 (3) 159	 (3) 162	 (3) 164	 (1) 163	 ( 1) 7-22
151	 (4) 151	 (2) 150 (3) 13-18
156	 (3) 164	 (5) 161	 (2) 159	 (3) 10-16
MEAN (STANDARD DEVIATION ABOUT MEAN). IN MA. MEASURED AT AMO. 135 MW/CM2
k
vMOW
	
1
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Table 4.	 Open-circuit voltage of polycrystalline silicon solar cells.
1
THICKNESS ^,M)
LOT NO. 100	 150	 200 250
	
3D0
LOO RESISTIVITY 6 577(24)	 583
	 l8) 580 (8)
'	 MEDIUM RESISTIVITY 1 559 (5)
	 559(19) 559(14)
2 539(36)	 538(67) 555(16)	 S53(11)
1
t
7 587	 (4)	 586	 (3)	 513(10) 582	 (4)
.
HIGH RESISTIVITY 3 573	 (8)	 570	 (4)	 570 (5)
5 570(13)	 552(30) 566(16)
MEAN (STANDARD DEVIATION ABOUT MEAN). IN MV. MEASURED AT AMO. 135 MW1CM 2 . 250C
Table S. Open-circuit voltage of single-crystal silicon solar cells.
THICKNESS (µM)
RESISTIVITY
500	 150	 200	 250	 300 (OHM-CM)
LOW RESISTIVITY 601	 (4) 607 (4) 602 (5) 0.7
607 (4) 612	 (3) 612	 (6) 609 (2) 0.7
MEDIUM RESISTIVITY 601	 (8) 608 (2) 606 (3) 604	 (3) 606 (1) 1.7
606 (2) 559(10) 600 (9) 603 (3) 1.7
HIGH RESISTIVITY 580(15) 590 (5) 598	 (3) 596 (4) 600 (3) 10-20
598 (3) 599 (2) 593(26) 13-18
602 (2) 607	 (3) 601	 (5) 590(15) 10-15
E	 MEAN (STANDARD DEVIATION ABOUT MEAN). IM MV MEASURED AT AMO. 135 MWlCM 2 . 250C
f:
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Table 6. Shunt conductance of polycrystalline silicon solar cells.
r4
THICKNESS ^.M)
LOT NO.	 100	 150
LOW RESISTIVITY	 6 19.7(41.5)
MEDIUM RESISTIVITY 1 1.12(1.72)
2 2.47(2.11)
7 0.35(0.28) 0.56(0.58)
HIGH RESISTIVITY	 3 21.9(27'7)
5 4.31(6.63)
200	 250	 3W
	
2.49(4.59)	 3.31 3.74)
	
7.59(4.58)	 2.25(3.33)
	
33.2(88.7)	 26.5(51.6)	 3.89(3.67)
	
1.69(1.78)	 0.99(1.00)
7.50(9.81)
	
63.7(86.1)	 0.56(1.23)
MEAN (STANDARD DEVIATION ABOUT MEAN). IN MMHOS
Table 7. Comparison of the fill-factor of the polycrystalline and
single-crystal silicon solar cells.
THICKNESS (AM)
LOT NO. 100	 150	 200	 250	 300
LOW RESISTIVITY 6 68(11)' 73	 (3) 71	 (5)'
80 (1) 77 (6) 79 (1)
MEDIUM RESISTIVITY 1 76 (2) 75	 (2) 75	 (4)
75	 ii) 76 (1) 76	 (1)
70(10) 70(14) 68(13) 174	 (3)2
80 (1) 80	 (1) 78 (2 1	 78	 (1)
76	 (1) 76	 (1) 75	 (1) 76 (2)7
76	 (1) 77 (2) 78	 (2) 79	 (1)
HIGH RESISTIVITY 3 70 (7) 64	 (4)' 64 (4)'
75	 (5) 78	 (1) 77	 (1)
75 (2) 64(15) 75	 (1)5
77	 (1) 77	 (3) 77 (3)
POLYCRYSTALLINE MEAN (IN 11. (STANDARD DEVIATION ABOUT MEAN (IN 1))
SINGLE CRYSTAL MEAN (IN 1). (STANDARD DEVIATION ABOUT MEAN (IN 1))
MEASURED AT AMO. 135 MW/CM2 . 250C
tr.l
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SUMMARY
The open-circuit voltage and short-circuit current of large-
grain (1 to 10 mm grain diameter) polycrystalline silicon solar
cells is determined by the minority-carrier diffusion length within
the bulk of the grains. This was demonstrated by irradiating poly-
crystalline and single-crystal (Czochralski) silicon solar cells
with 1 MeV electrons to reduce their bulk lifetime. The variation
of short-circuit current with minority-carrier diffusion length for
the polycrystalline solar cells is identical to that of the single-
crystal solar cells. The open-circuit voltage versus short-circuit
current characteristic of the polycrystalline solar cells for
reduced diffusion lengths is also identical to that of the single-
crystal solar cells. The open-circuit voltage of the poly-
crystalline solar cells is a strong function of quasi-neutral (b;llk)
recombination, and is reduced only slightly, if at all, by grain-
boundary recombination.
1.	 INTRODUCTION
The open-circuit voltage of a single-crystal silicon solar cell is
generally dominated by the majority-carrier concentration and the
minority-carrier diffusion length in the base. Both of these factors
impact bulk recombination. However, the presence of grain boundaries in
a polycrystalline silicon solar cell adds at least two more possible
sources of recombination - one within the space-charge (depletion)
region, and one within the quasi-neutral (bulk) region.
This work was conducted under Jet Propulsion Laboratory, California
Institute of Technology, Contract No. 955902 as part of the Flat-Plate
Solar Array Project funded by the U.S. Department of Energy through an
agreement with NASA.
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It has been reported that recombination at grain boundaries in both
the space-charge and the quasi-neutral regions contribute to the dark
current in polycrystalline silicon solar cells (1,2). Other studies
ind!cate that grain-boundary recombination, whether within the space-
charge region or the quasi-neur.ral region, is negligible if the grain
diameter is several times larger than the minority-carrier diffusion
length of the grain bulk (3,4). Recent work shows that the short-circuit
current of large-grain polycrystalline silicon solar cells behaves
identically to that of single-crystal silicon solar cells, although the
open-circuit voltage seems to be influenced by the grain boundaries (5).
The purpose of this work is to investigate the dominant open-circuit
voltage-controlling mechanism in large-grain (1 to 10 mm grain diameter)
polycrystalline silicon solar cells. Polycrystalline solar cells with
substantial voltage loss due to grain boundary recombination should have
significantly lower vales of open-circuit voltage, compared to the open-
circuit vol tage of single-crystal solar cells. If, however, the open-
circuit voltages of both polycrystalline and single-crystal solar cells
a ye equal, for the same minority carrier diffusion length (and, there-
fore, short-circuit current since the short-circuit current is related to
the minority-carrier diffusion length), then there is, by definition, a
.	 negligible effect of grain boundaries on the open-circuit voltage.
2. EXPERIMENTAL
Polycrystalline (Semix) and single-crystal (Czochralski) silicon
solar cells were fabricated using a process that consisted of a CP-type
etch to remove surface damage and reduce the sample thickness; a 100
Ohm/0 phosphorus diffusion; an aluminum paste back alloy; an evaporated
Ti/Pd, electroplated Ag, photolithographically defined front grid; a full
Ti/Pd/Ag back contact; and a Ta205 anti-reflection coating. All samples
were nominally 1.5 Ohm-cm resistivity, 4 cm 2 in area, and were either
100, 200, or 300 microns in thickness. Polycrystalline and single-
crystal solar cells of a particular thickness and resistivity were co-
processed to eliminate any process-related differences.
Solar cells were irradiated with 1 MeV electrons at the Jet
Propulsion Laboratory Dynamitron Facility to reduce the minority-carrier
diffusion length. After annealing at 600C for 18 to 20 hours, the
illuminated current-voltage (I-V) characteristics of each cell were
measured using a Spectrolab XT-10 solar simulator. The minority-carrier
diffusion length was determined by the surface photovoltage (SPV)
technique (6,7).
3. RESULTS AND DISCUSSION
/ The dependence of the short-circuit current ( I sc ) on minority-
carrier diffusion length (LD) for the 100 micron thick solar cells is
shown in Figure l. • For each thickness, the behavior of the poly-
crystalline solar cells is identical to that of the aingle-crystal
cells.	 The shape of the curve can be understood by considering the
M'
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dependence of the light-generated current,, J L , on LD for a monochromatic
light source of wavelength X,
JL % a LD/( 1 + aLD)
where a is the absorption coefficient at wavelength X (8). An empirical
fit of this function to the data is indicated by the dotted line. These
,C4
rNc•_ .._.
a
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results show that I Se of the polycrystalline cells is limited by the
^.	 effective minority-carrier diffusion length, which also limits I &e of
single-crystal solar cells.	 If the grain diameter is several times
I larger than the minority-carrier diffusion length, then the effective
minority-carrier diffusion length is equal to the minority-carrier
diffusion length within the bulk of the grain (4). Therefore the short-
circuit current of the polycrystalline solar cells is less than that of
the	 single-crystal	 solar	 cells	 because	 the bulk minority-carrier
l	 diffusion length is shorter.
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Figure 1. I Se (100 mW/cm2 ) as a function of LD for 100 micron thick
single-crystal (9) and polycrystalline (o) silicon solar cells.
The open-circuit voltage (V oc ) of a solar cell with negligible
space-charge recombinaton and an abrupt p-n junction can be described by
the equation
V= (kT/q)ln[N LA J T (Ln)1L q^n i D n^  J
where NA is the p-type base majority-carrier concentration, n i is the
intrinsic carrier concentration, Dn is the minority-carrier diffusion
coefficient, and T is the absolute temperature of the junction; the
constants k and q are Boltzmann's constant and the electronic charge,
respectively.	 Therefore, Voc will increase if either NA , LD , or JL
increases, assuming that Dn and T are constant. Table 1 shows the
relevant physical and electrical characteristics of the non-irradiated
solar cells. The resistivity of these solar cells ranges from 1.2 to 2.1
Ohm-cm.	 The variation in majority-carrier concentration will, in most
cases, result in an open-circuit voltage difference of 5 to 10 mV, which
is not sufficient to account for the 20 to 60 mV difference between the
polycrystalline and single-crystal solar cells.
iTABLE 1
NON-IRRADIATED SOLAR CELL CHARACTERISTICS
(Measured at AM1, 100 mW/cm 2 , 280C)
CELL CRYSTAL THICKNESS RESISTIVITY Voc Isc FF
STRUCTURE (microns) (ohm-cm) (mv) (mA) (y)
1 Pulycrystalline 100 1.5 577 125 73.0
2 Polycrystalline 100 1.4 573 121 76.0
3 Single-crystal 100 1.7 594 131 75.2
4 Single-crystal 100 1.7 596 131 76.3
5 Polycrystalline 200 2.1 563 122 73.8
6 Polycrystalline 200 2.0 568 122 74.7
7 Single-crystal 200 1.7 588 132 76.3
8 Single-crystal 200 1.5 590 129 78.6
9 Polycrystalline 300 1.2 544 108 75.9
10 Polycrystalline 300 1.2 540 111 73.6
11 Single-crystal 300 1.7 595 130 77.5
12 Single-crystal 300 1.6 597 135 78.1
The last equation may be rewritten as
Voc = constant + (kT/q)ln [ LD I scl-
Therefore a plot of Voc versus ln[LD l sc l, if linear, indicates that the
functional dependence of Voc is dominated by LL , not by space-charge
recombination.	 Figure 2 shows the relationship of V oc to ln[LDlscl with
irradiation, as a function of thickness. 	 The plot of Voc versus
ln[LDIsc) for the single-crystal solar cells gives the expected linear
dependence. For each thickness, the polycrystalline solar cells track
the single-crystal solar cells, except for the non-irradiated cells,
which have values of Voc that are 10 to 20 mV greater. This indicates
that the measurement of L D may not be accurate since L D is then on the
order of the base thickness. 	 In general, the plots are linear;
therefore,	 the open-circuit voltage in all cases is dominated by
minority-carrier diffusion length, not by space-charge recombination.
These results indicate that the difference in open-circuit voltage
between the non-irradiated polycrystalline and single-crystal solar
cells, like the difference in short-circuit current, is simply due to the
difference in minority-carrier diffusion length. Space-charge
recombination, particularly at grain boundaries, does not significantly
impact short-circuit current or open-circuit voltage when the grain
diameter is several time larger than the minority-carrier diffusion
length.
4. CONCLUSIONS
The results of this investigation demonstrate that the minority-
carrier diffusion length, not excess space-charge recombination current
at grain boundaries, is the mechanism limiting both short-circuit current
and open-circuit voltage of polycrystalline silicon solar cells when the
grain diameter is several times larger than the diffusion length. This
implies that substantial improvements in the performance of solar cells
fabricated from this material can only be realized by first increasing
the minority-carrier diffusion length in the bulk of the grains.
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Figure 2. Plot of Voc versus ln(LD I sc ] for single-crystal (filled) and
polycrystalline (open) silicon solar cells.
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